# 2 x 2 Crosspoint Switch, Dual, 3.3 V, 3.2 Gb/s, with CML Outputs

## Description

The NB4N840M is a high–bandwidth fully differential dual 2 x 2 crosspoint switch with CML inputs/outputs that is suitable for applications such as SDH/SONET, DWDM, Gigabit Ethernet and high speed switching. Fully differential design techniques are used to minimize jitter accumulation, crosstalk, and signal skew, which make this device ideal for loop–through and protection channel switching applications.

Internally terminated differential CML inputs accept AC–coupled LVPECL (Positive ECL) or direct coupled CML signals. By providing internal 50  $\Omega$  input and output termination resistor, the need for external components is eliminated and interface reflections are minimized. Differential 16 mA CML outputs provide matching internal 50  $\Omega$  terminations, and 400 mV output swings when externally terminated, 50  $\Omega$  to V<sub>CC</sub>.

Single–ended LVCMOS/LVTTL SEL inputs control the routing of the signals through the crosspoint switch which makes this device configurable as 1:2 fan–out, repeater or 2 x 2 crosspoint switch. The device is housed in a low profile 5 x 5 mm 32–pin QFN package.


## Features

- Plug-in compatible to the MAX3840 and SY55859L
- Maximum Input Clock Frequency 2.7 GHz
- Maximum Input Data Frequency 3.2 Gb/s
- 225 ps Typical Propagation Delay
- 80 ps Typical Rise and Fall Times
- 7 ps Channel to Channel Skew
- 430 mW Power Consumption
- < 0.5 ps RMS Jitter
- 7 ps Peak-to-Peak Data Dependent Jitter
- Power Saving Feature with Disabled Outputs
- Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V with  $V_{EE} = 0 \text{ V}$
- CML Output Level (400 mV Peak–to–Peak Output), Differential Output
- These are Pb–Free Devices



# **ON Semiconductor®**

http://onsemi.com



DA1


DA

DB0

DB0

DB1

DB1



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.

QA1

ENA1

SELA1

OB0

OBO

ENB0

SELB0

QB1

QB1

ENB1

SELB1

## Table 1. TRUTH TABLE

SELA0/SELB0	SELA1/SELB1	ENA0/ENA1	ENB0/ENB1	QA0/QB0	QA1/QB1	Function
L	L	Н	Н	DA0/DB0	DA0/DB0	1:2 Fanout
L	Н	Н	Н	DA0/DB0	DA1/DB1	Quad Repeater
Н	L	Н	Н	DA1/DB1	DA0/DB0	Crosspoint Switch
Н	Н	Н	Н	DA1/DB1	DA1/DB1	1:2 Fanout
Х	Х	L	L	Disable/Power Down	Disable/Power Down	No output (@ $V_{CC}$ )




Figure 2. Pin Configuration (Top View)

## Table 2. PIN DESCRIPTION

Pin	Name	I/O	Description	
1	ENB1	LVTTL	Channel B1 Output Enable. LVTTL low input powers down B1 output stage.	
2	DB1	CML Input	Channel B1 Positive Signal Input	
3	DB1	CML Input	Channel B1 Negative Signal Input	
4	ENB0	LVTTL	Channel B0 Output Enable. LVTTL low input powers down B0 output stage.	
5	SELB0	LVTTL	Channel B0 Output Select. See Table 1.	
6	DB0	CML Input	Channel B0 Positive Signal Input	
7	DB0	CML Input	Channel B0 Negative Signal Input	
8	SELB1	LVTTL	Channel B1 Output Select. See Table 1.	
9,24	GND	-	Supply Ground. All GND pins must be externally connected to power supply to guarantee proper operation.	
10, 13, 16, 17, 20, 23	V <sub>CC</sub>	-	Positive Supply. All $V_{CC}$ pins must be externally connected to power supply to guarantee proper operation.	
11	QB0	CML Output	Channel B0 Negative Output.	
12	QB0	CML Output	Channel B0 Positive Output.	
14	QB1	CML Output	Channel B1 Negative Output.	
15	QB1	CML Output	Channel B1 Positive Output.	
18	QA1	CML Output	Channel A1 Negative Output.	
19	QA1	CML Output	Channel A1 Positive Output.	
21	QA0	CML Output	Channel A0 Negative Output.	
22	QA0	CML Output	Channel A0 Positive Output.	
25	SELA1	LVTTL	Channel A1 Output Select, LVTTL Input. See Table 1.	
26	DA0	CML Input	Channel A0 Positive Signal Input.	
27	DA0	CML Input	Channel A0 Negative Signal Input.	
28	SELA0	LVTTL	Channel A0 Output Select, LVTTL Input. See Table 1.	
29	ENA0	LVTTL	Channel A0 Output Enable. LVTTL low input powers down A0 output stage.	
30	DA1	CML Input	Channel A1 Positive Signal Input.	
31	DA1	CML Input	Channel A1 Negative Signal Input.	
32	ENA1	LVTTL	Channel A1 Output Enable. LVTTL low input powers down A1 output stage.	
_	EP	GND	Exposed Pad. The thermally exposed pad (EP) on package bottom (see case drawing) must be attached to a heat–sinking conduit. The exposed pad must be soldered to the circuit board GND for proper electrical and thermal operation.	

## **Table 3. ATTRIBUTES**

Characteristi	Value					
ESD Protection	Human Body Model Machine Model	> 2000 V > 110 V				
Moisture Sensitivity (Note 1)	QFN-32	Level 1				
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in				
Transistor Count	380					
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test						

1. For additional information, refer to Application Note AND8003/D.

## **Table 4. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		3.8	V
VI	Positive Input	GND = 0 V	$GND = V_I = V_{CC}$	3.8	V
V <sub>INPP</sub>	Differential Input Voltage $ D - \overline{D} $			3.8	V
I <sub>IN</sub>	Input Current Through Internal 50 $\Omega$ Resistor	Static Surge		45 80	mA mA
I <sub>OUT</sub>	Output Current	Continuous Surge		25 80	mA mA
T <sub>A</sub>	Operating Temperature Range	QFN-32		-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note 2)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	2S2P (Note 3)	QFN-32	12	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free	<3 sec @ 260 C		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
JEDEC standard 51–6, multilayer board – 2S2P (2 signal, 2 power).
JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Symbol	Characteristic	Min	Тур	Max	Unit
I <sub>CC</sub>	Power Supply Current (All outputs enabled)		130	170	mA
Vout <sub>diff</sub>	CML Differential Output Swing (Note 4, Figures 5 and 12)	640	800	1000	mV
VCMR	CML Output Common Mode Voltage (Loaded 50 $\Omega$ to $V_{CC})$		V <sub>CC</sub> – 200		mV
(Note 6)	CML Single–Ended Input Voltage Range	V <sub>CC</sub> – 800		V <sub>CC</sub> + 400	mV
V <sub>ID</sub>	Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )	300		1600	mV

#### Table 5. DC CHARACTERISTICS, CLOCK INPUTS, CML OUTPUTS V<sub>CC</sub> = 3.0 V to 3.6 V, T<sub>A</sub> = -40°C to +85°C

#### LVTTL CONTROL INPUT PINS

VIH	Input HIGH Voltage (LVTTL Inputs)	2000			mV
V <sub>IL</sub>	Input LOW Voltage (LVTTL Inputs)			800	mV
I <sub>IH</sub>	Input HIGH Current (LVTTL Inputs)	-10		10	μΑ
IIL	Input LOW Current (LVTTL Inputs)	-10		10	μΑ
R <sub>TIN</sub>	CML Single-Ended Input Resistance	42.5	50	57.5	Ω
R <sub>TOUT</sub>	Differential Output Resistance	85	100	115	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. CML outputs require 50 Ω receiver termination resistors to V<sub>CC</sub> for proper operation (Figure 10).

5. Input and output parameters vary 1:1 with  $V_{CC}$ .

6. V<sub>CMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>.

#### Table 6. AC CHARACTERISTICS $V_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{EE} = 0 \text{ V}$ (Note 7, Figure 9)

			-40°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OUTPP</sub>	$\begin{array}{ll} & \text{Output Voltage Amplitude (@ V_{INPPmin})} & f_{in} \leq 2 \text{ GHz} \\ (\text{See Figure 3}) & f_{in} \leq 3 \text{ GHz} \\ & f_{in} \leq 3.5 \text{ GHz} \end{array}$	280 235 170	365 310 220		280 235 170	365 310 220		280 235 170	365 310 220		mV
f <sub>DATA</sub>	Maximum Operating Data Rate	3.2			3.2			3.2			Gb/s
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential $D/\overline{D}$ to $Q/\overline{Q}$	140	225	340	140	225	340	140	225	340	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 8) Within–Device Skew (Figure 4) Device–to–Device Skew (Note 12)		5 5 20	25 25 85		5 5 20	25 25 85		5 5 20	25 25 85	ps
t <sub>JITTER</sub>	$\begin{array}{ll} \text{RMS Random Clock Jitter (Note 10)} & f_{in} \leq 3.2 \text{ GHz} \\ \text{Peak-to-Peak Data Dependent Jitter } f_{in} = 2.5 \text{ Gb/s} \\ \text{(Note 11)} & f_{in} = 3.2 \text{ Gb/s} \end{array}$		0.15 7 7	0.5 20 20		0.15 7 7	0.5 20 20		0.15 7 7	0.5 20 20	ps
	Crosstalk–Induced RMS Jitter (Note 13)			0.5			0.5			0.5	ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 9)	150		800	150		800	150		800	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times @ 0.5 GHz         Q, Q           (20% - 80%)         Q		80	135		80	135		80	135	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Measured by forcing V<sub>INPP</sub> (MIN) from a 50% duty cycle clock source. All loading with an external R<sub>L</sub> = 50 Ω to V<sub>CC</sub>. Input edge rates 40 ps (20% – 80%).

8. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+ @ 0.5 GHz.


9. VINPP (MAX) cannot exceed 800 mV. Input voltage swing is a single-ended measurement operating in differential mode.


10. Additive RMS jitter using 50% duty cycle clock input signal.

11. Additive peak-to-peak data dependent jitter using input data pattern with PRBS  $2^{23}$ -1 and K28.5, V<sub>INPP</sub> = 400 mV.

12. Device to device skew is measured between outputs under identical transition @ 0.5 GHz.

13. Data taken on the same device under identical condition.










Figure 10. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8173/D)




Figure 11. CML Input and Output Structure





Figure 12. CML Output Levels

#### **ORDERING INFORMATION**

Device	Package	Shipping
NB4N840MMNG	QFN32 (Pb–Free)	74 Units / Rail
NB4N840MMNR4G	QFN32 (Pb–Free)	1000 / Tape & Reel
NB4N840MMNTWG	QFN32 (Pb–Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

DESCRIPTION:

rights of others.

QFN32 5x5 0.5P

PAGE 1 OF 1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales