

# DS1225Y 64k Nonvolatile SRAM

#### www.maxim-ic.com

#### **FEATURES**

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Directly replaces 2k x 8 volatile static RAM or EEPROM
- Unlimited write cycles
- Low-power CMOS
- JEDEC standard 28-pin DIP package
- Read and write access times of 150 ns
- Full ±10% operating range
- Optional industrial temperature range of -40°C to +85°C, designated IND

## PIN ASSIGNMENT

NC	<b>1</b>	28■	VCC
A12	$\square_2$	27■	WE
A7	<b>3</b>	26■	NC
A6	<b>□</b> 4	25■	A8
A5	<b>1</b> 5	24■	A9
A4	<b>6</b>	23■	A11
A3	<b>1</b> 7	22	OE
A2	■8	21	A10
<b>A</b> 1	<b>1</b> 9	20■	CE
A0	<b>1</b> 0	19■	DQ7
DQ0	<b>□</b> 11	18■	DQ6
DQ1	<b>1</b> 2	17	DQ5
DQ2	■ 13	16	DQ4
GND	<b>1</b> 4	15■	DQ3

24-Pin ENCAPSULATED PACKAGE 720-mil EXTENDED

## PIN DESCRIPTION

A0-A12 - Address Inputs
DQ0-DQ7 - Data In/Data Out
CE - Chip Enable
WE - Write Enable
OE - Output Enable
V<sub>CC</sub> - Power (+5V)
GND - Ground

#### DESCRIPTION

The DS1225Y 64k Nonvolatile SRAM is a 65,536-bit, fully static, nonvolatile RAM organized as 8192 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors  $V_{CC}$  for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. The NV SRAM can be used in place of existing 8k x 8 SRAMs directly conforming to the popular bytewide 28-pin DIP standard. The DS1225Y also matches the pinout of the 2764 EPROM or the 2864 EEPROM, allowing direct substitution while enhancing performance. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

## **READ MODE**

The DS1225Y executes a read cycle whenever WE (Write Enable) is inactive (high) and CE (Chip Enable) and  $\overline{OE}$  (Output Enable) are active (low). The unique address specified by the 13 address inputs (A<sub>0</sub>-A<sub>12</sub>) defines which of the 8192 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within  $t_{ACC}$  (Access Time) after the last address input signal is stable, providing that  $\overline{CE}$  and  $\overline{OE}$  access times are also satisfied. If  $\overline{CE}$  and  $\overline{OE}$  access times are not satisfied, then data access must be measured from the later-occurring signal and the limiting parameter is either  $t_{CO}$  for  $\overline{CE}$  or  $t_{OE}$  for  $\overline{OE}$  rather than address access.

## **WRITE MODE**

The DS1225Y executes a write cycle whenever the  $\overline{WE}$  and  $\overline{CE}$  signals are active (low) after address inputs are stable. The later-occurring falling edge of  $\overline{CE}$  or  $\overline{WE}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery time (t<sub>WR</sub>) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ( $\overline{CE}$  and  $\overline{OE}$  active) then  $\overline{WE}$  will disable the outputs in t<sub>ODW</sub> from its falling edge.

### DATA RETENTION MODE

The DS1225Y provides full functional capability for  $V_{CC}$  greater than 4.5 volts and write protects at 4.25 nominal. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The DS1225Y constantly monitors  $V_{CC}$ . Should the supply voltage decay, the NV SRAM automatically write protects itself, all inputs become "don't care," and all outputs become high impedance. As  $V_{CC}$  falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when  $V_{CC}$  rises above approximately 3.0 volts, the power switching circuit connects external  $V_{CC}$  to RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{CC}$  exceeds 4.5 volts.

## **ABSOLUTE MAXIMUM RATINGS**

Voltage on Any Pin Relative to Ground -0.3V to +6.0V

Operating Temperature Range

Commercial:  $0^{\circ}\text{C to } +70^{\circ}\text{C}$ 

Industrial: -40°C to +85°C

Storage Temperature -40°C to +85°C

Lead Temperature (soldering, 10s) +260°C

**Note:** EDIP is wave or hand soldered only.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

(T<sub>A</sub>: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	
Input Logic 1	$V_{IH}$	2.2		VCC	V	
Input Logic 0	V <sub>II</sub> ,	0.0		+0.8	V	

## **DC ELECTRICAL CHARACTERISTICS** $(T_A : See Note 10; V_{CC} = 5V \pm 10\%)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	$I_{IL}$	-1.0		+1.0	μΑ	
I/O Leakage Current	т	1.0		.1.0	4	
$\overline{CE} \ge V_{IH} \le V_{CC}$	$I_{IO}$	-1.0		+1.0	μΑ	
Output Current @ 2.4V	$I_{OH}$	-1.0			mA	
Output Current @ 0.4V	$I_{OL}$	2.0			mA	
Standby Current $\overline{CE} = 2.2V$	$1_{\text{CCS1}}$		5	10	mA	
Standby Current $\overline{CE} = V_{CC} - 0.5V$	$1_{\rm CCS2}$		3	5	mA	
Operating Current t <sub>CYC</sub> =200ns	$1_{\text{CCO1}}$			75	mA	
(Commercial)	10001			73	ША	
Operating Current t <sub>CYC</sub> = 200ns	T			85	mA	
(Industrial)	$I_{CCO1}$			65	ША	
Write Protection Voltage	$V_{TP}$	·	4.25		V	10


# AC ELECTRICAL CHARACTERISTICS $(T_A: See Note 10; V_{CC} = 5.0V \pm 10\%)$

			5Y-150		
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Read Cycle Time	$t_{ m RC}$	150		ns	
Access Time	$t_{ACC}$		150	ns	
OE to Output Valid	$t_{OE}$		70	ns	
CE to Output Valid	$t_{CO}$		150	ns	
OE or CE to	t <sub>COE</sub>	5		ns	5
Output Active					
Output High Z from	$t_{\mathrm{OD}}$		35	ns	5
Deselection					
Output Hold from	t <sub>OH</sub>	5		ns	
AddressChange					
Write Cycle Time	$t_{WC}$	150		ns	
Write Pulse Width	$t_{\mathrm{WP}}$	100		ns	3
Address Setup Time	$t_{AW}$	0		ns	
Write Recovery Time	$t_{\mathrm{WR1}}$	0		ns	12
	$t_{ m WR2}$	10		ns	13
Output High Z from WE	t <sub>ODW</sub>		35	ns	5
Output Active from WE	t <sub>OEW</sub>	5		ns	5
Data Setup Time	$t_{ m DS}$	60		ns	4
Data Hold Time	$t_{ m DH1}$	0		ns	12
	$t_{ m DH2}$	10		ns	13

**CAPACITANCE**  $(T_A = +25^{\circ}C)$ 


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	$C_{IN}$			10	pF	
Input/Output Capacitance	$C_{I/O}$			10	pF	

## **READ CYCLE**




SEE NOTE 1

# **WRITE CYCLE 1**




SEE NOTE 2, 3, 4, 6, 7, 8 AND 12

## **WRITE CYCLE 2**



SEE NOTE 2, 3, 4, 6, 7, 8 AND 13

## POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

## POWER-DOWN/POWER-UP TIMING

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
$\overline{\text{CE}}$ at $V_{\text{IH}}$ before Power-Down	$t_{\mathrm{PD}}$	0		μs	11
V <sub>CC</sub> Slew from V <sub>TP</sub> to 0V	$t_{\mathrm{F}}$	100		μs	
V <sub>CC</sub> Slew from 0V to V <sub>TP</sub>	$t_R$	0		μs	
$\overline{\text{CE}}$ at $V_{\text{IH}}$ after Power-Up	t <sub>REC</sub>		2	ms	

					$(T_A = +25^{\circ}C)$
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Expected Data Retention Time	$t_{\mathrm{DR}}$	10		years	9

## **WARNING:**

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

#### **NOTES:**

- 1. WE is high for a read cycle.
- 2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during a write cycle, the output buffers remain in a high impedance state.
- 3.  $t_{WP}$  is specified as the logical AND of  $\overline{CE}$  and  $\overline{WE}$ .  $t_{WP}$  is measured from the latter of  $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 4.  $t_{DS}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the  $\overline{\text{CE}}$  low transition occurs simultaneously with or later than the  $\overline{\text{WE}}$  low transition in Write Cycle 1, the output buffers remain in a high-impedance state during this period.
- 7. If the  $\overline{\text{CE}}$  high transition occurs prior to or simultaneously with the  $\overline{\text{WE}}$  high transition, the output buffers remain in a high-impedance state during this period.

- 8. If  $\overline{\text{WE}}$  is low or the  $\overline{\text{WE}}$  low transition occurs prior to or simultaneously with the  $\overline{\text{CE}}$  low transition, the output buffers remain in a high-impedance state during this period.
- 9. Each DS1225Y is marked with a 4-digit date code AABB. AA designates the year of manufacture. BB designates the week of manufacture. The expected t<sub>DR</sub> is defined as starting at the date of manufacture.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power down condition the voltage on any pin may not exceed the voltage on  $V_{CC}$ .
- 12.  $t_{WR1}$ ,  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
- 13. t<sub>WR2</sub>, t<sub>DH2</sub> are measured from CE going high.
- 14. DS1225Y modules are recognized by Underwriters Laboratories (UL) under file E99151 (R).

## DC TEST CONDITIONS

Outputs open.

All voltages are referenced to ground.

## **AC TEST CONDITIONS**

Output Load: 100pF + 1TTL Gate Input Pulse Levels: 0-3.0V

Timing Measurement Reference Levels

Input:1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5ns

## ORDERING INFORMATION

PART	TEMP RANGE	SUPPLY TOLERANCE	SPEED GRADE (ns)	PIN-PACKAGE
DS1225Y-150+	$0^{\circ}$ C to + $70^{\circ}$ C	$5V \pm 10\%$	150	28 720 EDIP
DS1225Y-	-40°C to +85°C	5V + 10%	150	28 720 EDIP
150IND+	-40 C to +63 C	3 V ± 10%	130	26 /20 EDIP

 $<sup>+</sup> Denotes\ a\ lead (Pb) \hbox{-} free/RoHS \hbox{-} compliant\ package.$ 

#### PACKAGE INFORMATION

For the latest package outline information and land patterns, go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
28 EDIP	MDT28+2	<u>21-0245</u>	_

# **REVISION HISTORY**

REVISION DATE	DESCRIPTION	PAGES CHANGED
121907	Added the <i>Package Information</i> table; removed the DIP module package drawing and dimension table	7
10/10	Added Not Recommended for New Designs status; updated the storage information, soldering temperature, and lead temperature information in the <i>Absolute Maximum Ratings</i> section; removed the -170 and -200 MIN/MAX information from the <i>AC Electrical Characteristics</i> table; added the updated the <i>Ordering Information</i> table	1, 3, 4, 7