www.ti.com

SLLS707A - JANUARY 2006-REVISED SEPTEMBER 2009

# 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

Check for Samples: MAX3223E

#### **FEATURES**

- ESD Protection for RS-232 Bus Pins
  - ±15-kV Human-Body Model (HBM)
  - ±8-kV IEC61000-4-2, Contact Discharge
  - ±15-kV IEC61000-4-2, Air-Gap Discharge
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V<sub>CC</sub> Supply
- Operates up to 500 kbit/s
- Two Drivers and Two Receivers
- Low Standby Current . . . 1 μA Typ
- External Capacitors . . . 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Alternative High-Speed Pin-Compatible Device (1 Mbit/s) for SNx5C3223E

#### **APPLICATIONS**

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

#### DB, DW, OR PW PACKAGE (TOP VIEW) 20 FORCEOFF EN C1+**∏**2 19 V<sub>CC</sub> V+**∏**3 18 **∏** GND C1−**∏**4 17**∏** DOUT1 C2+ **1** 5 16**∏** RIN1 C2-¶6 15 ROUT1 14 TFORCEON V-**∏**7 DOUT2 ¶8 13 DIN1 RIN2 9 12 DIN2 ROUT2 1 10 11 INVALID

# **DESCRIPTION/ORDERING INFORMATION**

The MAX3223E consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at typical data signaling rates up to 500 kbit/s and a maximum of 30-V/µs driver output slew rate.

Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If FORCEOFF is set low and EN is high, both drivers and receivers are shut off, and the supply current is reduced to 1 mA. Disconnecting the serial port or turning off the peripheral drivers causes auto-powerdown to occur. Auto-powerdown can be disabled when FORCEON and FORCEOFF are high. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V, or has been between -0.3 V and 0.3 V for less than 30 µs. INVALID is low (invalid data) if the receiver input voltage is between -0.3 V and 0.3 V for more than 30 µs. Refer to Figure 4 for receiver input levels.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **Table 1. ORDERING INFORMATION**

T <sub>A</sub>	PAC	(AGE <sup>(1) (2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube of 25	MAX3223ECDW	MAY222EC
	SOIC - DW	Reel of 2000	MAX3223ECDWR	MAX3223EC
−0°C to 70°C	SSOP – DB	Tube of 70	MAX3223ECDB	MD222EC
-0°C 10 70°C	220b – DB	Reel of 2000	MAX3223ECDBR	MP223EC
	TSSOP – PW	Tube of 70	MAX3223ECPW	MP223EC
	1330P - PW	Reel of 2000	MAX3223ECPWR	WIP223EC
	SOIC - DW	Tube of 25	MAX3223EIDW	MAY222EL
	SOIC - DW	Reel of 2000	MAX3223EIDWR	MAX3223EI
–40°C to 85°C	SSOP – DB	Tube of 70	MAX3223EIDB	MP223EI
-40°C 10 65°C	220b – DB	Reel of 2000	MAX3223EIDBR	WIP223EI
	TSSOP – PW	Tube of 70	MAX3223EIPW	MD222FI
	1990b – PM	Reel of 2000	MAX3223EIPWR	MP223EI

<sup>(1)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

<sup>(2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



### **FUNCTION TABLES**

# EACH DRIVER(1)

		INPUTS	OUTPUT		
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
Х	Х	L	X	Z	Powered off
L	Н	Н	X	Н	Normal operation with
Н	Н	Н	X	L	auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with
Н	L	Н	Yes	L	auto-powerdown enabled
L	L	Н	No	Z	Powered off by
Н	L	Н	No	Z	auto-powerdown feature

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

### EACH RECEIVER (1)


	INPU	тs	ОИТРИТ
RIN	EN	VALID RIN RS-232 LEVEL	DOUT
L	L	X	Н
Н	L	X	L
X	Н	X	Z
Open	L	No	Н

Copyright © 2006–2009, Texas Instruments Incorporated

<sup>(1)</sup> H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off



### **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin numbers are for the DB, DW, and PW packages.

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.3	6	V
V+	Positive-output supply voltage range (2)	ositive-output supply voltage range (2)		7	V
V-	Negative-output supply voltage range <sup>(2)</sup>		0.3	-7	V
V+ - V-	Supply voltage difference <sup>(2)</sup>			13	V
V	lanut valtaga ranga	Driver (FORCEOFF, FORCEON, EN)	-0.3	6	V
VI	Input voltage range	Receiver	-25	25	V
V		Driver	-13.2	13.2	V
Vo	Output voltage range	Receiver (INVALID)	-0.3	V <sub>CC</sub> + 0.3	V
		DB package		70	°C/W
$\theta_{JA}$	Package thermal impedance (3) (4)	DW package		58	
		PW package		83	
TJ	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND.

Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability. (4) The package thermal impedance is calculated in accordance with JESD 51-7.

www.ti.com

# RECOMMENDED OPERATING CONDITIONS(1)

See Figure 6

				MIN	NOM	MAX	UNIT
	Supply voltage		V <sub>CC</sub> = 3.3 V	3	3.3	3.6	V
	Supply voltage		$V_{CC} = 5 V$	4.5	5	5.5	V
$V_{IH}$	Driver and control high-level input voltage	DIN, EN, FORCEOFF, FORCEON	$V_{CC} = 3.3 \text{ V}$	2			V
		DIN, EN, FORCEOFF, FORCEON	$V_{CC} = 5 V$	2.4			V
$V_{IL}$	Driver and control low-level input voltage	DIN, EN, FORCEOFF, FORCEON				0.8	V
\/	Driver and control input voltage	DIN, EN, FORCEOFF, FORCEON		0		5.5	V
VI	Receiver input voltage			-25		25	V
т	Operating free air temperature			0		70	°C
$T_A$	Operating free-air temperature		MAX3223EI	-40		85	

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V ± 0.5 V.

# **ELECTRICAL CHARACTERISTICS**(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

PARAMETER		METER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
I	Input leakage current	EN, FORCEOFF, FORCEON			±0.01	±1	μΑ
		Auto-powerdown disabled	$V_{CC} = 3.3 \text{ V or 5 V, T}_{A} = 25^{\circ}\text{C},$ No load, FORCEOFF and FORCEON at $V_{CC}$		0.3	1	mA
I <sub>CC</sub>	Supply current	Powered off	No load, FORCEOFF at GND		1	10	
	Зирріу сипелі	Auto-powerdown enabled	No load, FORCEOFF at V <sub>CC</sub> , FORCEON at GND, All RIN are open or grounded		1	10	μΑ

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.



#### **DRIVER SECTION**

# Electrical Characteristics(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	TYP (2)	MAX	UNIT
$V_{OH}$	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND	5	5.4		V
$V_{OL}$	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND	-5	-5.4		V
I <sub>IH</sub>	High-level input current	$V_I = V_{CC}$		±0.01	±1	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> at GND		±0.01	±1	μΑ
	Short-circuit output current <sup>(3)</sup>	$V_{CC} = 3.6 \text{ V}, V_{O} = 0 \text{ V}$	-	±35	±60	mA
Ios	Short-circuit output current	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}$			±00	
r <sub>o</sub>	Output resistance	$V_{CC}$ , V+, and V- = 0 V, $V_{O}$ = ±2 V	300	10M		Ω
	Output looks as surrent	$\overline{FORCEOFF} = GND,  V_{CC} = 3  V  to  3.6  V,  V_{O} = \pm 12  V$			±25	
I <sub>OZ</sub>	Output leakage current	$\overline{\text{FORCEOFF}}$ = GND, $V_{\text{CC}}$ = 4.5 V to 5.5 V, $V_{\text{O}}$ = ±12 V			±25	μA

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

# Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CO	TEST CONDITIONS		TYP (2)	MAX	UNIT
	Maximum data rate	C <sub>L</sub> = 1000 pF, One DOUT switching,	$R_L = 3 \text{ k}\Omega$ , See Figure 1	250	500		kbit/s
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	$C_L$ = 150 pF to 2500 pF, See Figure 2	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$		100		ns
CD/+=\	Slew rate, transition region	$R_L = 3 k\Omega \text{ to } 7 k\Omega$	C <sub>L</sub> = 150 pF to 1000 pF	6		30	V/us
	(See Figure 1)	$V_{CC} = 3.3 \text{ V}$	C <sub>L</sub> = 150 pF to 2500 pF	4		30	v/µS

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

#### **ESD Protection**

		TYP	UNIT
	Human-Body Model (HBM)	±15	
Driver outputs (DOUTx)	IEC61000-4-2, Air-Gap Discharge	±15	kV
	IEC61000-4-2, Contact Discharge	±8	

All typical values are at  $V_{CC}=3.3~V$  in  $V_{CC}=5~V$ , and  $V_{CC}=5~V$ , and  $V_{CC}=5~V$ , and  $V_{CC}=5~V$ . Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

www.ti.com

#### RECEIVER SECTION

# Electrical Characteristics (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -1 \text{ mA}$	$V_{CC} - 0.6$	$V_{CC} - 0.1$		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
.,	Positive-going input threshold voltage	V <sub>CC</sub> = 3.3 V		1.6	2.4	V
V <sub>IT+</sub>		V <sub>CC</sub> = 5 V		1.9	2.4	v
V	Negative-going input threshold voltage	V <sub>CC</sub> = 3.3 V	0.6	1.1		V
V <sub>IT</sub>		V <sub>CC</sub> = 5 V	0.6	1.4		V
$V_{\text{hys}}$	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.5		V
$I_{OZ}$	Output leakage current	$\overline{EN} = V_{CC}$		±0.05		μΑ
r <sub>i</sub>	Input resistance	V <sub>I</sub> = ±3 V to ±25 V	3	5		kΩ

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

# Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP (2)	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF, See Figure 3	150	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF, See Figure 3	150	ns
t <sub>en</sub>	Output enable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{ See Figure 4}$	200	ns
t <sub>dis</sub>	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{ See Figure 4}$	200	ns
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	See Figure 3	50	ns

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V ± 0.5 V. (2) All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $V_{CC}$  = 5 V, and  $V_{CC}$  = 5 V = 25°C. (3) Pulse skew is defined as  $|V_{CC}| = 1000$  f each channel of the same device.

### **ESD Protection**

		TYP	UNIT
	Human-Body Model (HBM)	±15	
Receiver inputs (RINx)	IEC61000-4-2, Air-Gap Discharge	±15	kV
	IEC61000-4-2, Contact Discharge	±8	

Product Folder Link(s): MAX3223E



### **AUTO-POWERDOWN SECTION**

### **Electrical Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST (	MIN	MAX	UNIT	
V <sub>T+(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	FORCEOFF = V <sub>CC</sub>		2.7	V
V <sub>T(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	FORCEOFF = V <sub>CC</sub>	-2.7		V
V <sub>T(invalid)</sub>	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND,	FORCEOFF = V <sub>CC</sub>	-0.3	0.3	V
V <sub>OH</sub>	INVALID high-level output voltage	I <sub>OH</sub> = 1 mA, FORCEOFF = V <sub>CC</sub>	FORCEON = GND,	V <sub>CC</sub> - 0.6		V
V <sub>OL</sub>	INVALID low-level output voltage	I <sub>OL</sub> = 1.6 mA, FORCEOFF = V <sub>CC</sub>	FORCEON = GND,		0.4	V

# **Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (seeFigure 5)


	PARAMETER	TYP (1)	UNIT					
t <sub>valid</sub>	Propagation delay time, low- to high-level output	1	μs					
t <sub>invalid</sub>	t <sub>invalid</sub> Propagation delay time, high- to low-level output							
t <sub>en</sub>	Supply enable time	100	μs					

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.




#### PARAMETER MEASUREMENT INFORMATION


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.



- C. C<sub>L</sub> includes probe and jig capacitance.
- D. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.




- E. C<sub>L</sub> includes probe and jig capacitance.
- F. The pulse generator has the following characteristics:  $Z_0 = 50 \ \Omega$ , 50% duty cycle,  $t_r \le 10 \ ns$ ,  $t_f \le 10 \ ns$ .



- G.  $C_L$  includes probe and jig capacitance.
- H. The pulse generator has the following characteristics:  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.




# PARAMETER MEASUREMENT INFORMATION (continued)





- C<sub>L</sub> includes probe and jig capacitance.
- J. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.



# PARAMETER MEASUREMENT INFORMATION (continued)








 $^{\dagger}$  Auto-powerdown disables drivers and reduces supply current to 1  $\mu A$ 



### **APPLICATION INFORMATION**



 $^{\dagger}$  C3 can be connected to V $_{CC}$  or GND. NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

**V<sub>CC</sub> vs CAPACITOR VALUES** 

V <sub>CC</sub>	C1	C2, C3, and C4
3.3 V $\pm$ 0.3 V	<b>0.1</b> μ <b>F</b>	<b>0.1</b> μ <b>F</b>
5 V ± 0.5 V	<b>0.047</b> μ <b>F</b>	<b>0.33</b> μF
3 V to 5.5 V	<b>0.1</b> μ <b>F</b>	<b>0.47</b> μ <b>F</b>

www.ti.com 14-Jun-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3223ECDB	LIFEBUY	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP223EC	
MAX3223ECDBR	LIFEBUY	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP223EC	
MAX3223ECDW	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3223EC	
MAX3223ECDWR	LIFEBUY	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3223EC	
MAX3223ECPW	LIFEBUY	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP223EC	
MAX3223ECPWG4	LIFEBUY	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP223EC	
MAX3223ECPWR	LIFEBUY	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP223EC	
MAX3223EIDB	LIFEBUY	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP223EI	
MAX3223EIDBG4	LIFEBUY	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP223EI	
MAX3223EIDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP223EI	Samples
MAX3223EIDW	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3223EI	
MAX3223EIDWR	LIFEBUY	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3223EI	
MAX3223EIPW	LIFEBUY	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP223EI	
MAX3223EIPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP223EI	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Jun-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3223ECDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
MAX3223ECDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MAX3223ECPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
MAX3223EIDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
MAX3223EIDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MAX3223EIPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 3-Jun-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3223ECDBR	SSOP	DB	20	2000	356.0	356.0	35.0
MAX3223ECDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MAX3223ECPWR	TSSOP	PW	20	2000	356.0	356.0	35.0
MAX3223EIDBR	SSOP	DB	20	2000	356.0	356.0	35.0
MAX3223EIDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MAX3223EIPWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022


### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MAX3223ECDB	DB	SSOP	20	70	530	10.5	4000	4.1
MAX3223ECDW	DW	SOIC	20	25	507	12.83	5080	6.6
MAX3223ECPW	PW	TSSOP	20	70	530	10.2	3600	3.5
MAX3223ECPWG4	PW	TSSOP	20	70	530	10.2	3600	3.5
MAX3223EIDB	DB	SSOP	20	70	530	10.5	4000	4.1
MAX3223EIDBG4	DB	SSOP	20	70	530	10.5	4000	4.1
MAX3223EIDW	DW	SOIC	20	25	507	12.83	5080	6.6
MAX3223EIPW	PW	TSSOP	20	70	530	10.2	3600	3.5






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated