# MXXIM

# 2.6W Stereo Audio Power Amplifiers and **DirectDrive Headphone Amplifiers**

### **General Description**

The MAX9750/MAX9751/MAX9755 combine a stereo, 2.6W audio power amplifier and stereo DirectDrive™ 110mW headphone amplifier in a single device. The headphone amplifier uses Maxim's patented<sup>†</sup> DirectDrive architecture that produces a ground-referenced output from a single supply, eliminating the need for large DCblocking capacitors, saving cost, space, and component height. A high 90dB PSRR and low 0.01% THD+N ensures clean, low-distortion amplification of the audio signal.

The MAX9750 features an analog volume control, and a BEEP input. The MAX9751 features a 2:1 input multiplexer, allowing multiple audio sources to be selected. All devices feature a single-supply voltage, a shutdown mode, logicselectable gain, and a headphone sense input. Industryleading click-and-pop suppression eliminates audible transients during power and shutdown cycles.


The MAX9750/MAX9751/MAX9755 are offered in spacesaving, thermally efficient 28-pin thin QFN (5mm x 5mm x 0.8mm) and 28-pin TSSOP packages. Both devices have thermal-overload and output short-circuit protection, and are specified over the extended -40°C to +85°C temperature range.

### Applications

Notebook PCs Tablet PCs Portable DVD Players LCD Projectors

Flat-Panel TVs PC Displays

### Simplified Block Diagrams



### 

### Features

- ♦ No DC-Blocking Capacitors Required—Provides Industry's Most Compact Notebook Audio Solution
- PC2001 Compliant
- SV Single-Supply Operation
- Class AB 2.6W Stereo BTL Speaker Amplifiers
- 110mW DirectDrive Headphone Amplifiers
- High 90dB PSRR
- Low-Power Shutdown Mode
- Industry-Leading Click-and-Pop Suppression
- Low 0.01% THD+N at 1kHz
- Short-Circuit and Thermal Protection
- Selectable Gain Settings
- Analog Volume Control (MAX9750)
- BEEP Input with Glitch Filter (MAX9750)
- 2:1 Stereo Input MUX (MAX9751)
- ♦ ±8kV ESD-Protected Headphone Driver Outputs
- Available in Space-Saving, Thermally Efficient Packages

28-Pin Thin QFN (5mm x 5mm x 0.8mm) 28-Pin TSSOP

### **Ordering Information**

	PIN-	MAXIMUM	PKG
PART*	PACKAGE	GAIN (dB)	CODE
MAX9750AETI+	28 Thin QFN	13.5	T2855N-1
MAX9750AEUI	28 TSSOP	13.5	U28-2
MAX9750BETI+	28 Thin QFN	19.5	T2855N-1
MAX9750BEUI	28 TSSOP	19.5	U28-2
MAX9750CETI+	28 Thin QFN	10.5	T2855N-1
MAX9750CEUI	28 TSSOP	10.5	U28-2
MAX9751ETI+	28 Thin QFN	10.5	T2855N-1
MAX9751EUI	28 TSSOP	10.5	U28-2
MAX9755ETI+	28 Thin QFN	10.5	T2855N-1
MAX9755EUI	28 TSSOP	10.5	U28-2

+Denotes lead-free package.

\*All devices specified over the -40°C to +85°C temperature range.

†U.S. Patent # 7,061,327

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642. or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

upply Voltage (V <sub>DD</sub> , PV <sub>DD</sub> , HPV <sub>DD</sub> , CPV <sub>DD</sub> to GND)+6V ND to PGND±0.3V	
$PV_{SS}$ , C1N, $V_{SS}$ to GND6.0V to (GND + 0.3V)	
POUT_ to GND±3V	
ny Other Pin0.3V to (V <sub>DD</sub> + 0.3V)	
Puration of OUT_ Short Circuit to GND or PVDDContinuous	
Puration of OUT_+ Short Circuit to OUTContinuous	
Puration of HPOUT_ Short Circuit to GND,	
V <sub>SS</sub> or HPV <sub>DD</sub> Continuous	
Continuous Current (PV <sub>DD</sub> , OUT_, PGND)1.7A	
Continuous Current (CPVDD, C1N, C1P, CPVSS, VSS, HPVDD,	
HPOUT_)850mA	

Continuous Input Current (All Other Pins)
Junction-to-Case Thermal Resistance (0 <sub>JC</sub> )
28-Pin Thin QFN
28-Pin TSSOP
Junction Temperature+150°C
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +150°C Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = PV_{DD} = CPV_{DD} = HPV_{DD} = 5V, GND = PGND = CPGND = 0V, \overline{SHDN} = V_{DD}, C_{BIAS} = 1\mu F, C1 = C2 = 1\mu F, speaker load terminated between OUT_+ and OUT_-, headphone load terminated between HPOUT_ and GND, GAIN1 = GAIN2 = VOL = GAIN = 0V, T_A = T_{MIN}$  to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T\_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	cc	NDITIONS	MIN	ТҮР	MAX	UNITS	
GENERAL	-							
Supply Voltage Range	V <sub>DD</sub> , PV <sub>DD</sub>	Inferred from PSR	4.5		5.5	V		
Headphone Supply Voltage	CPV <sub>DD</sub> , HPV <sub>DD</sub>	Inferred from PSR	R test	3.0		5.5	V	
Quisseent Supply Current		HPS = GND, spea	iker mode, RL = ∞		14	29	mA	
Quiescent Supply Current	IDD	HPS = V <sub>DD</sub> , head	ohone mode, RL = ∞		7	13	ША	
Shutdown Supply Current	ISHDN	$\overline{\text{SHDN}} = \text{GND}$			0.2	5	μA	
Bias Voltage	VBIAS				1.8	1.9	V	
Switching Time	tsw	Gain or input swite	ching		10		μs	
Input Resistance	R <sub>IN</sub>	Amplifier inputs	MAX9750	10	20	30	kΩ	
	NIN	(Note 2)	MAX9751/MAX9755	4.5	6	8.0	K32	
Turn-On Time	tson				25		ms	
SPEAKER AMPLIFIER (HPS = G	ND)							
Output Offset Voltage	V <sub>OS</sub>	Measured between OUT_+	MAX9750A/MAX9750B/ MAX9751/MAX9755		±1	±15	mV	
Oulput Onset Voltage	VOS	and OUT, T <sub>A</sub> = +25°C	MAX9750C		±0.4	±6	IIIV	
Power-Supply Rejection Ratio		$PV_{DD}$ or $V_{DD} = 4.5V$ to 5.5V	MAX9750A/MAX9750B/ MAX9750C/MAX9751	75	90			
	PSRR	$(T_A = +25^{\circ}C)$	MAX9755	72	90		dB	
(Note 3)		$f = 1 kHz, V_{RIPPLE}$	= 200mV <sub>P-P</sub>		80			
		f = 10kHz, VRIPPLE	<u>=</u> = 200mV <sub>P-P</sub>		55			

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = PV_{DD} = CPV_{DD} = HPV_{DD} = 5V, GND = PGND = CPGND = 0V, SHDN = V_{DD}, C_{BIAS} = 1\mu F, C1 = C2 = 1\mu F, speaker load terminated between OUT_+ and OUT_-, headphone load terminated between HPOUT_ and GND, GAIN1 = GAIN2 = VOL = GAIN = 0V, T_A = T_{MIN}$  to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T\_A = +25°C.) (Note 1)

PARAMETER	SYMBOL		CONDITIONS		MIN	ТҮР	MAX	UNITS	
			$R_L = 8\Omega$	MAX9750A/ MAX9750B/ MAX9751/ MAX9755	0.9	1.4			
	e 4) Pout f = 1			MAX9750C	0.65	0.8			
Output Power (Note 4)		t Power (Note 4) POUT f	THD+N = 1%, f = 1kHz, T <sub>A</sub> = +25°C	f = 1 kHz,	$R_L = 4\Omega$	MAX9750A/ MAX9750B/ MAX9751/ MAX9755		2.3	
				MAX9750C	1.2	1.5			
			$R_L = 3\Omega$	MAX9750A/ MAX9750B/ MAX9751/ MAX9755		2.6			
				MAX9750C		2.2			
Total Harmonic Distortion Plus	THD+N	$R_L = 8\Omega, P_{OUT}$	$R_L = 8\Omega$ , $P_{OUT} = 500$ mW, $f = 1$ kHz					%	
Noise	TTD+N	$R_L = 4\Omega, P_{OUT}$			0.02		/0		
Signal-to-Noise Ratio	SNR	$R_L = 8\Omega, P_{OUT}$ 22kHz		96		dB			
Noise	Vn	BW = 22Hz to 2	hted	22			μVRMS		
Capacitive-Load Drive	CL	No sustained os			200		pF		
Crosstalk		L to R, R to L, f	= 10kHz			75			
Off-Isolation		Any unselected f = 10kHz (MAX				75		dB	
Slew Rate	SR					1.4		V/µs	
			GAIN1 = 0,	GAIN2 = 0		9			
			GAIN1 = 1, GAIN2 = 0			10.5			
		MAX9750A	GAIN1 = 0,		12				
			GAIN1 = 1,		13.5				
			GAIN1 = 0,	GAIN2 = 0		15			
			GAIN1 = 1,	GAIN2 = 0		16.5			
Gain (Maximum Volume Setting)	Avmax(SPKR)	MAX9750B	GAIN1 = 0,	GAIN2 = 1		18		dB	
			GAIN1 = 1, GAIN2 = 1			19.5			
			GAIN1 = 0,	GAIN2 = 0		6			
		MAX/07500	GAIN1 = 1, GAIN2 = 0			7.5			
		MAX9750C	GAIN1 = 0, GAIN2 = 1			9		1	
				GAIN1 = 1, GAIN2 = 1		10.5		1	
		GAIN = 1	. ,			9			
Gain (MAX9751/MAX9755)	Av	GAIN = 0				10.5		dB	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = PV_{DD} = CPV_{DD} = HPV_{DD} = 5V, \text{ GND} = PGND = CPGND = 0V, \overline{SHDN} = V_{DD}, C_{BIAS} = 1\mu F, C1 = C2 = 1\mu F, speaker load terminated between OUT_+ and OUT_-, headphone load terminated between HPOUT_ and GND, GAIN1 = GAIN2 = VOL = GAIN = 0V, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C.$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	ТҮР	MAX	UNITS
HEADPHONE AMPLIFIER (HPS =	= V <sub>DD</sub> )	•		1			
Output Offset Voltage	Vos	$T_A = +25^{\circ}C$			±2	±7	mV
		$HPV_{DD} = 3V \text{ to } 5.5V, T_A =$	60	75		Ì	
Power-Supply Rejection Ratio (Note 3)	PSRR	$f = 1 \text{ kHz}, \text{ V}_{\text{RIPPLE}} = 200 \text{ m}^{3}$	VP-P		73		dB
(Note 3)		f = 10kHz, V <sub>RIPPLE</sub> = 200n	NVP-P		63		
Output Power	Роит	THD+N = 1%,	$R_L = 32\Omega$	40	50		mW
	1001	$f = 1$ kHz, $T_A = +25$ °C	$R_L = 16\Omega$		110		11100
Total Harmonic Distortion Plus	THD+N	$R_{L}=32\Omega,P_{OUT}=20mW,$	f = 1kHz		0.007		%
Noise		$R_L = 16\Omega$ , $P_{OUT} = 75mW$ ,	f = 1kHz		0.03		/0
Signal-to-Noise Ratio	SNR	$\label{eq:RL} \begin{array}{l} R_L = 32\Omega, \ P_OUT = 50 \text{mW}, \\ 22 \text{kHz} \end{array}$	BW = 22Hz to		101		dB
Noise	Vn	BW = 22Hz to 22kHz			11		μVrms
Capacitive-Load Drive	CL	No sustained oscillations		200		рF	
Crosstalk		L to R, R to L, f = 10kHz			88		
Off-Isolation		Any unselected input to any active input, f = 10kHz (MAX9751), input referred			74		dB
Slew Rate	SR				0.4		V/µs
ESD	ESD	IEC air discharge			±8		kV
		GAIN2 = GAIN = 0, GAIN	3				
Gain	Av	GAIN2 = GAIN = 1, GAIN	1 = X		0		dB
CHARGE PUMP							
Charge-Pump Frequency	fosc			500	550	600	kHz
VOLUME CONTROL (MAX9750_)	)						
VOL Input Impedance	R <sub>VOL</sub>				100		MΩ
VOL Input Hysteresis					10		mV
Full Mute Input Voltage		(Note 5)			0.858 x HPV <sub>DD</sub>		V
Channel Matching		$A_V = -25 dB to + 13.5 dB$			±0.2		dB
BEEP INPUT (MAX9750_)	1	1					1
Beep Signal Minimum Amplitude	VBEEP	$R_B = 33k\Omega$ (Note 6)		0.8			VP-P
Beep Signal Minimum Frequency	fBEEP			300			Hz

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = PV_{DD} = CPV_{DD} = HPV_{DD} = 5V, GND = PGND = CPGND = 0V, SHDN = V_{DD}, C_{BIAS} = 1\mu$ F, C1 = C2 = 1 $\mu$ F, speaker load terminated between OUT\_+ and OUT\_-, headphone load terminated between HPOUT\_ and GND, GAIN1 = GAIN2 = VOL = GAIN = 0V, T\_A = T\_{MIN} to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T\_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
LOGIC INPUT (SHDN, GAIN1, G	GAIN2, GAIN, VOL, IN1	/2)				
Logic Input High Voltage	VIH		2			V
Logic Input Low Voltage	VIL				0.8	V
Logic Input Current	l <sub>IN</sub>				±1	μA
LOGIC INPUT HEADPHONE (H	IPS)					
Logic Input High Voltage	VIH		2			V
Logic Input Low Voltage	VIL				0.8	V
Logic Input Current	I <sub>IN</sub>			10		μA

Note 1: All devices are 100% production tested at room temperature. All temperature limits are guaranteed by design.

Note 2: Guaranteed by design. Not production tested.


Note 3: PSRR is specified with the amplifier input connected to GND through  $C_{\text{IN}}$ .

Note 4: Output power levels are measured with the thin QFN's exposed paddle soldered to the ground plane.

Note 5: See Table 3 for details of the mute levels.

Note 6: The value of R<sub>B</sub> dictates the minimum beep signal amplitude (see the *Beep Input* section).

(Measurement BW = 22Hz to 22kHz,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



TOTAL HARMONIC DISTORTION PLUS NOISE


vs. OUTPUT POWER (SPEAKER MODE)

10  $V_{CC} = 5V$  $R_I = 4\Omega$  $A_V = 10.5 dB$ 1 OUTPUT POWER = 1.25W 01 0.01 OUTPUT POWER = 500mW 0.001 0.0001 10 100 1k 10k 100k FREQUENCY (Hz)


**TOTAL HARMONIC DISTORTION PLUS NOISE** 

vs. FREQUENCY (SPEAKER MODE)

TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER (SPEAKER MODE)




TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER (SPEAKER MODE)




### **Typical Operating Characteristics**


**TOTAL HARMONIC DISTORTION PLUS NOISE** vs. FREQUENCY (SPEAKER MODE)



TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER (SPEAKER MODE)



TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER (SPEAKER MODE)





100

10

0.1

0.01

0.001

THD+N (%) 1  $V_{CC} = 5V$ 

 $R_1 = 3\Omega$ 

 $A_V = 10.5 dB$ 

MAX9750C

0 0.5 1.0 1.5 2.0 2.5 3.0 OUTPUT POWER (W)

in = 1kHz


10kF


fin =

20Hz

fιN


TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER (SPEAKER MODE)







 Typical Operating Characteristics (continued)

 (Measurement BW = 22Hz to 22kHz, T<sub>A</sub> = +25°C, unless otherwise noted.)







TOTAL HARMONIC DISTORTION PLUS NOISE vs. Frequency (Headphone Mode)




TOTAL HARMONIC DISTORTION PLUS NOISE vs. frequency (headphone mode)




TOTAL HARMONIC DISTORTION PLUS NOISE vs. Frequency (Headphone Mode)








TOTAL HARMONIC DISTORTION PLUS NOISE vs. Output Power (Headphone Mode)




TOTAL HARMONIC DISTORTION PLUS NOISE vs. Output Power (Headphone Mode)





### **Typical Operating Characteristics (continued)**


(Measurement BW = 22Hz to 22kHz,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



MAX9750/MAX9751/MAX9755

## \_\_\_\_\_Typical Operating Characteristics (continued)

(Measurement BW = 22Hz to 22kHz,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



### \_Pin Description

		Р	IN				
МАХ	9750	МАХ	9751	МАХ	9755	NAME	FUNCTION
THIN QFN	TSSOP	THIN QFN	TSSOP	THIN QFN	TSSOP		
1	5	—		2	6	INL	Left-Channel Audio Input
2	6	—				BEEP	Audible Alert Beep Input
3, 19	7, 23	3, 19	7, 23	3, 19	7, 23	PGND	Power Ground. Connect PGND to GND at a single point on the PCB near the device.
4	8	4	8	4	8	OUTL+	Left-Channel Positive Speaker Output
5	9	5	9	5	9	OUTL-	Left-Channel Negative Speaker Output
6, 16	10, 20	6, 16	10, 20	6, 16	10, 20	PVDD	Speaker Amplifier Power Supply
7	11	7	11	7	11	CPVDD	Charge-Pump Power Supply
8	12	8	12	8	12	C1P	Charge-Pump Flying-Capacitor Positive Terminal
9	13	9	13	9	13	CPGND	Charge-Pump Ground. Connect CPGND to PGND.
10	14	10	14	10	14	C1N	Charge-Pump Flying-Capacitor Negative Terminal
11	15	11	15	11	15	CPVSS	Charge-Pump Output. Connect to V <sub>SS</sub> .
12	16	12	16	12	16	V <sub>SS</sub>	Headphone Amplifier Negative Power Supply
13	17	13	17	13	17	HPOUTR	Right-Channel Headphone Output
14	18	14	18	14	18	HPOUTL	Left-Channel Headphone Output
15	19	15	19	15	19	HPVDD	Headphone Positive Power Supply
17	21	17	21	17	21	OUTR-	Right-Channel Negative Speaker Output
18	22	18	22	18	22	OUTR+	Right-Channel Positive Speaker Output
20	24	20	24	20	24	HPS	Headphone Sense Input
21	25	21	25	21	25	BIAS	Common-Mode Bias Voltage. Bypass with a 1µF capacitor to GND.
22	26	22	26	22	26	SHDN	Shutdown. Drive $\overline{\text{SHDN}}$ low to disable the device. Connect $\overline{\text{SHDN}}$ to $V_{DD}$ for normal operation.
23	27				_	GAIN2	Gain Control Input 2
24	28					GAIN1	Gain Control Input 1
25	1	25	1	25	1	V <sub>DD</sub>	Power Supply
26	2	26	2	23, 26	2, 27	GND	Ground. Connect GND to PGND at a single point on the PCB near the device.
27	3	_		28	4	INR	Right-Channel Audio Input
28	4				_	VOL	Analog Volume Control Input
_		1	5		_	INL1	Left-Channel Audio Input 1
		2	6			INL2	Left-Channel Audio Input 2
		23	27		_	IN1/2	Input Select
—		24	28	24	28	GAIN	Gain Select
—		27	3	—	_	INR1	Right-Channel Audio Input 1
_		28	4	_	_	INR2	Right-Channel Audio Input 2
				1, 27	3, 5	N.C.	No Connection. Not internally connected.
				1, 27	3, 5	N.C.	No Connection. Not internally connected.
EP		EP		EP		EP	Exposed Paddle. Connect to GND.

MAX9750/MAX9751/MAX9755




Figure 1. MAX9750/MAX9751 Signal Path

### **Detailed Description**

The MAX9750/MAX9751/MAX9755 combine a 2.6W BTL speaker amplifier and a 110mW DirectDrive headphone amplifier with integrated headphone sensing and comprehensive click-and-pop suppression. The MAX9750 features an analog volume control, BEEP input, and four-level gain control. The MAX9751 features a 2:1 input stereo multiplexer and two-level gain control. All devices feature high 90dB PSRR, low 0.01% THD+N, industry-leading click-pop performance, and a low-power shutdown mode.

Each signal path consists of an input amplifier that sets the gain of the signal path and feeds both the speaker and headphone amplifier (Figure 1). The speaker amplifier uses a BTL architecture, doubling the voltage drive to the speakers and eliminating the need for DCblocking capacitors. The output consists of two signals, identical in magnitude, but 180° out of phase.

The headphone amplifiers use Maxim's patented DirectDrive architecture that eliminates the bulky output DC-blocking capacitors required by traditional headphone amplifiers. A charge pump inverts the positive supply (CPV<sub>DD</sub>), creating a negative supply (CPV<sub>SS</sub>). The headphone amplifiers operate from these bipolar supplies with their outputs biased about GND (Figure 2).




Figure 2. Traditional Headphone Amplifier Output Waveform vs. DirectDrive Headphone Amplifier Output Waveform

The amplifiers have almost twice the supply range compared to other single-supply amplifiers, nearly quadrupling the available output power. The benefit of the GND bias is that the amplifier outputs no longer have a DC component (typically  $V_{DD}$  / 2). This eliminates the large DC-blocking capacitors required with conventional headphone amplifiers, conserving board space and system cost, and improving frequency response.

The MAX9750 features an analog volume control that varies the gain of the amplifiers based on the DC voltage applied at VOL. Both devices feature an undervoltage lockout that prevents operation from an insufficient power supply and click-and-pop suppression that eliminates audible transients on startup and shutdown. The amplifiers include thermal-overload and short-circuit protection, and can withstand  $\pm 8kV$  ESD strikes on the headphone amplifier outputs (IEC air discharge). An additional feature of the speaker amplifiers is that there is no phase inversion from input to output.

### **DirectDrive**

Conventional single-supply headphone amplifiers have their outputs biased about a nominal DC voltage (typically half the supply) for maximum dynamic range. Large coupling capacitors are needed to block this DC bias from the headphones. Without these capacitors, a



significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone amplifier.

Maxim's patented DirectDrive architecture uses a charge pump to create an internal negative supply voltage. This allows the MAX9750/MAX9751/MAX9755 headphone amplifier output to be biased about GND, almost doubling the dynamic range while operating from a single supply. With no DC component, there is no need for the large DC-blocking capacitors. Instead of two large capacitors (220µF typ), the MAX9750/MAX9751/ MAX9755 charge pump requires only two small ceramic capacitors (1µF typ), conserving board space, reducing cost, and improving the frequency response of the headphone amplifier. See the Output Power vs. Charge-Pump Capacitance and Load Resistance graph in the *Typical Operating Characteristics* for details of the possible capacitor values.

Previous attempts to eliminate the output coupling capacitors involved biasing the headphone return (sleeve) to the DC bias voltage of the headphone amplifiers. This method raised some issues:

- 1) The sleeve is typically grounded to the chassis. Using this biasing approach, the sleeve must be isolated from system ground, complicating product design.
- During an ESD strike, the amplifier's ESD structures are the only path to system ground. The amplifier must be able to withstand the full ESD strike.
- 3) When using the headphone jack as a lineout to other equipment, the bias voltage on the sleeve may conflict with the ground potential from other equipment, resulting in large ground-loop current and possible damage to the amplifiers.

### Low-Frequency Response

In addition to the cost and size disadvantages, the DCblocking capacitors limit the low-frequency response of the amplifier and distort the audio signal:

 The impedance of the headphone load to the DCblocking capacitor forms a highpass filter with the -3dB point determined by:

$$f_{-3dB} = \frac{1}{2\pi R_L C_{OUT}}$$

where  $R_L$  is the impedance of the headphone and  $C_{OUT}$  is the value of the DC-blocking capacitor.

The highpass filter is required by conventional single-ended, single-supply headphone amplifiers to block the midrail DC component of the audio signal from the headphones. Depending on the -3dB point,




Figure 3. Low-Frequency Attenuation of Common DC-Blocking Capacitor Values

the filter can attenuate low-frequency signals within the audio band. Larger values of C<sub>OUT</sub> reduce the attenuation but are physically larger, more expensive capacitors. Figure 3 shows the relationship between the size of C<sub>OUT</sub> and the resulting low-frequency attenuation. Note that the -3dB point for a 16 $\Omega$  headphone with a 100µF blocking capacitor is 100Hz, well within the audio band.

2) The voltage coefficient of the capacitor, the change in capacitance due to a change in the voltage across the capacitor, distorts the audio signal. At frequencies around the -3dB point, the reactance of the capacitor dominates, and the voltage coefficient appears as frequency-dependent distortion. Figure 4 shows the THD+N introduced by two different capacitor dielectrics. Note that around the -3dB point, THD+N increases dramatically.

The combination of low-frequency attenuation and frequency-dependent distortion compromises audio reproduction. DirectDrive improves low-frequency reproduction in portable audio equipment that emphasizes low-frequency effects such as multimedia laptops, and MP3, CD, and DVD players.

### Charge Pump

The MAX9750/MAX9751/MAX9755 feature a low-noise charge pump. The 550kHz switching frequency is well beyond the audio range, and does not interfere with the audio signals. The switch drivers feature a controlled switching speed that minimizes noise generated by turnon and turn-off transients. Limiting the switching speed of the charge pump minimizes the di/dt noise caused by the




Figure 4. Distortion Contributed by DC-Blocking Capacitors

parasitic bond wire and trace inductance. Although not typically required, additional high-frequency ripple attenuation can be achieved by increasing the size of C2 (see the *Typical Application Circuit*).

### **Headphone Sense Input (HPS)**

The headphone sense input (HPS) monitors the headphone jack and automatically configures the device based upon the voltage applied at HPS. A voltage of less than 0.8V sets the device to speaker mode. A voltage of greater than 2V disables the bridge amplifiers and enables the headphone amplifiers.

For automatic headphone detection, connect HPS to the control pin of a 3-wire headphone jack as shown in Figure 5. With no headphone present, the output impedance of the headphone amplifier pulls HPS low. When a headphone plug is inserted into the jack, the control pin is disconnected from the tip contact and HPS is pulled to V<sub>DD</sub> through a 10 $\mu$ A current source.

### BIAS

The MAX9750/MAX9751/MAX9755 feature an internally generated, power-supply independent, common-mode bias voltage of 1.8V referenced to GND. BIAS provides both click-and-pop suppression and sets the DC bias level for the amplifiers. Choose the value of the bypass capacitor as described in the *BIAS Capacitor* section. No external load should be applied to BIAS. Any load lowers the BIAS voltage, affecting the overall performance of the device.




Figure 5. HPS Configuration

### **Gain Selection**

### MAX9750

The MAX9750 features an internally set, selectable gain. The GAIN1 and GAIN2 inputs set the maximum gain of the MAX9750 speaker and headphone amplifiers (Table 1). The gain of the device can vary based upon the voltage at VOL (see the *Analog Volume Control (VOL)* section). However, the maximum gain cannot be exceeded.

### MAX9751/MAX9755

The gain of the MAX9751/MAX9755 is set by the GAIN input. Driving GAIN high sets the gain of the speaker amplifiers to 9dB and the gain of the headphone amplifiers to 0dB. Driving GAIN low sets the gain of the speaker amplifiers to 10.5dB, and the gain of the headphone amplifiers to 3dB (Table 2).

### **Analog Volume Control (VOL)**

The MAX9750 features an analog volume control that varies the gain of the device in 31 discrete steps based upon the DC voltage applied to VOL. The input range of V<sub>VOL</sub> is from 0 (full volume) to 0.858 x HPV<sub>DD</sub> (full mute), with example step sizes shown in Table 3. Connect the reference of the device driving VOL (Figure 6) to HPV<sub>DD</sub>. Since the volume control ADC is ratiometric to HPV<sub>DD</sub>, any changes in HPV<sub>DD</sub> are negated. The gain step sizes are not constant; the step sizes are 0.5dB/step at the upper extreme, 2dB/step in the midrange, and 4dB/step at the lower extreme. Figure 7 shows the transfer function of the volume control for a 3.3V supply.



GAIN2	GAIN1	SPE	AKER MODE GAIN	(dB)	
GAINZ	GAINT	MAX9750A	MAX9750B	MAX9750C	HEADPHONE MODE GAIN (dB)
0	0	9	15	6	0
0	1	10.5	16.5	7.5	0
1	0	12	18	9	3
1	1	13.5	19.5	10.5	3

### Table 1. MAX9750 Maximum Gain Settings

### Table 2. MAX9751/MAX9755 Gain Settings

GAIN	SPEAKER MODE GAIN (dB)	HEADPHONE MODE GAIN (dB)
0	10.5	3
1	9	0

### **BEEP** Input

The MAX9750 features an audible alert beep input (BEEP) that accepts a mono system alert signal and mixes it into the stereo audio path. When the amplitude of  $V_{BEEP(OUT)}$  exceeds  $800mV_{P-P}$  (Figure 8) and the frequency of the beep signal is greater than 300Hz, the beep signal is mixed into the active audio path (speaker or headphone). If the signal at  $V_{BEEP(OUT)}$  is either <  $800mV_{P-P}$  or < 300Hz, the BEEP signal is not mixed into the audio path. The amplitude of the BEEP signal at the device output is roughly the amplitude of  $V_{BEEP(OUT)}$  times the gain of the selected signal path.

The input resistor (R<sub>B</sub>) sets the gain of the BEEP input amplifier, and thus the amplitude of V\_{BEEP(OUT)}. Choose R<sub>B</sub> based on:

$$R_{\rm B} \leq \frac{V_{\rm IN} \times R_{\rm INT}}{0.3}$$

where R<sub>INT</sub> is the value of the BEEP amplifier feedback resistor (47k $\Omega$ ) and V<sub>IN</sub> is the BEEP input amplitude. Note that the BEEP amplifier can be set up as either an attenuator, if the original alert signal amplitude is too large, or set to gain up the alert signal if it is below 800mV<sub>P-P</sub>. AC couple the alert signal to BEEP. Choose the value of the coupling capacitor as described in the *Input Filtering* section. Multiple beep inputs can be summed (Figure 8).




Figure 6. Volume Control Circuit

### Input Multiplexer

The MAX9751 features a 2:1 input multiplexer on each amplifier, allowing input selection between two stereo sources. The logic input IN1/2 controls both multiplexers. A logic high selects input IN\_1 and a logic low selects input IN\_2.

### Shutdown

The MAX9750/MAX9751/MAX9755 features a  $0.2\mu$ A, low-power shutdown mode that reduces quiescent current consumption and extends battery life. Driving SHDN low disables the drive amplifiers, bias circuitry, and charge pump, and drives BIAS and all outputs to GND. Connect SHDN to V<sub>DD</sub> for normal operation.

### **Click-and-Pop Suppression**

### Speaker Amplifier

The MAX9750/MAX9751/MAX9755 speaker amplifiers feature Maxim's comprehensive, industry-leading clickand-pop suppression. During startup, the click-pop suppression circuitry eliminates any audible transient sources internal to the device. When entering shutdown, both amplifier outputs ramp to GND quickly and simultaneously.

	Vvol (V)	)		SPEAKER MO	DE GAIN (dB)		HEADPHONE MODE GAIN		
V <sub>MIN</sub> *	V <sub>MAX</sub> *	HPV <sub>DD</sub> *	GAIN1 = 0, GAIN2 = 0	GAIN1 = 1, GAIN2 = 0	GAIN1 = 0, GAIN2 = 1	GAIN1 = 1 GAIN2 = 1	GAIN1 = X, GAIN2 = 0	GAIN1 = X, GAIN2 = 1	
0	0.49	0.074	9	10.5	12	13.5	0	3	
0.49	0.5673	0.160	8	10	11.5	13	-1	2.5	
0.5673	0.6447	0.183	7	9	11	12.5	-2	2	
0.6447	0.722	0.207	6	8	10.5	12	-3	1.5	
0.722	0.7994	0.230	4	7	10	11.5	-5	1	
0.7994	0.8767	0.253	2	6	9	11	-7	0	
0.8767	0.9541	0.277	0	4	8	10.5	-9	-1	
0.9541	1.0314	0.300	-2	2	7	10	-11	-2	
1.0314	1.1088	0.324	-4	0	6	9	-13	-3	
1.1088	1.1861	0.347	-6	-2	4	8	-15	-5	
1.1861	1.2635	0.371	-8	-4	2	7	-17	-7	
1.2635	1.3408	0.394	-10	-6	0	6	-19	-9	
1.3408	1.4182	0.418	-12	-8	-2	4	-21	-11	
1.4182	1.4955	0.441	-14	-10	-4	2	-23	-13	
1.4955	1.5728	0.464	-16	-12	-6	0	-25	-15	
1.5728	1.6502	0.488	-18	-14	-8	-2	-27	-17	
1.6502	1.7275	0.511	-20	-16	-10	-4	-29	-19	
1.7275	1.8049	0.535	-22	-18	-12	-6	-31	-21	
1.8094	1.8822	0.558	-24	-20	-14	-8	-33	-23	
1.8822	1.9596	0.582	-26	-22	-16	-10	-35	-25	
1.9596	2.0369	0.605	-28	-24	-18	-12	-37	-27	
2.0369	2.1143	0.628	-30	-26	-20	-14	-39	-29	
2.1143	2.1916	0.652	-32	-28	-22	-16	-41	-31	
2.1916	2.269	0.675	-34	-30	-24	-18	-43	-33	
2.269	2.3463	0.699	-38	-32	-26	-20	-47	-35	
2.3463	2.4237	0.722	-42	-34	-28	-22	-51	-37	
2.4237	2.501	0.746	-46	-38	-30	-24	-55	-39	
2.501	2.5783	0.769	-50	-42	-32	-26	-59	-41	
2.5783	2.6557	0.793	-54	-46	-34	-28	-63	-43	
2.6557	2.733	0.816	-58	-50	-38	-30	-67	-47	
2.733	2.8104	0.839	-62	-54	-42	-32	-71	-51	
2.8104	3.3	0.858	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	

### Table 3A. MAX9750A Volume Levels

\*Based on HPV<sub>DD</sub> = 3.3V

X = Don't care.

### Table 3B. MAX9750B Volume Levels

	V <sub>VOL</sub> (V)	)		SPEAKER MO	DE GAIN (dB)			E MODE GAIN B)
V <sub>MIN</sub> *	V <sub>MAX</sub> *	HPV <sub>DD</sub> *	GAIN1 = 0, GAIN2 = 0	GAIN1 = 1, GAIN2 = 0	GAIN1 = 0, GAIN2 = 1	GAIN1 = 1 GAIN2 = 1	GAIN1 = X, GAIN2 = 0	GAIN1 = X, GAIN2 = 1
0	0.49	0.074	15	16.5	18	19.5	0	3
0.49	0.5673	0.160	14	16	17.5	19	-1	2.5
0.5673	0.6447	0.183	13	15	17	18.5	-2	2
0.6447	0.722	0.207	12	14	16.5	18	-3	1.5
0.722	0.7994	0.230	10	13	16	17.5	-5	1
0.7994	0.8767	0.253	8	12	15	17	-7	0
0.8767	0.9541	0.277	6	10	14	16.5	-9	-1
0.9541	1.0314	0.300	4	8	13	16	-11	-2
1.0314	1.1088	0.324	2	6	12	15	-13	-3
1.1088	1.1861	0.347	0	4	10	14	-15	-5
1.1861	1.2635	0.371	-2	2	8	13	-17	-7
1.2635	1.3408	0.394	-4	0	6	12	-19	-9
1.3408	1.4182	0.418	-6	-2	4	10	-21	-11
1.4182	1.4955	0.441	-8	-4	2	8	-23	-13
1.4955	1.5728	0.464	-10	-6	0	6	-25	-15
1.5728	1.6502	0.488	-12	-8	-2	4	-27	-17
1.6502	1.7275	0.511	-14	-10	-4	2	-29	-19
1.7275	1.8049	0.535	-16	-12	-6	0	-31	-21
1.8049	1.8822	0.558	-18	-14	-8	-2	-33	-23
1.8822	1.9596	0.582	-20	-16	-10	-4	-35	-25
1.9596	2.0369	0.605	-22	-18	-12	-6	-37	-27
2.0369	2.1143	0.628	-24	-20	-14	-8	-39	-29
2.1143	2.1916	0.652	-26	-22	-16	-10	-41	-31
2.1916	2.269	0.675	-28	-24	-18	-12	-43	-33
2.269	2.3463	0.699	-32	-26	-20	-14	-47	-35
2.3463	2.4237	0.722	-36	-28	-22	-16	-51	-37
2.4237	2.501	0.746	-40	-32	-24	-18	-55	-39
2.501	2.5783	0.769	-44	-36	-26	-20	-59	-41
2.5783	2.6557	0.793	-48	-40	-28	-22	-63	-43
2.6557	2.733	0.816	-52	-44	-32	-24	-67	-47
2.733	2.8104	0.839	-56	-48	-36	-26	-71	-51
2.8104	3.3	0.858	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE

\*Based on  $HPV_{DD} = 3.3V$ 

X = Don't care.

Table 3C.	MAX9750C	Volume Levels
-----------	----------	---------------

V <sub>VOL</sub> (V)		SPEAKER MODE GAIN (dB)				HEADPHONE MODE GAIN (dB)		
V <sub>MIN</sub> *	V <sub>MAX</sub> *	HPV <sub>DD</sub> *	GAIN1 = 0, GAIN2 = 0	GAIN1 = 1, GAIN2 = 0	GAIN1 = 0, GAIN2 = 1	GAIN1 = 1 GAIN2 = 1	GAIN1 = X, GAIN2 = 0	GAIN1 = X, GAIN2 = 1
0	0.49	0.074	6	7.5	9	10.5	0	3
0.49	0.5673	0.160	5	7	8.5	10	-1	2.5
0.5673	0.6447	0.183	4	6	8	9.5	-2	2
0.6447	0.722	0.207	3	5	7.5	9	-3	1.5
0.722	0.7994	0.230	1	4	7	8.5	-5	1
0.7994	0.8767	0.253	-1	3	6	8	-7	0
0.8767	0.9541	0.277	-3	1	5	7.5	-9	-1
0.9541	1.0314	0.300	-5	-1	4	7	-11	-2
1.0314	1.1088	0.324	-7	-3	3	6	-13	-3
1.1088	1.1861	0.347	-9	-5	1	5	-15	-5
1.1861	1.2635	0.371	-11	-7	-1	4	-17	-7
1.2635	1.3408	0.394	-13	-9	-3	3	-19	-9
1.3408	1.4182	0.418	-15	-11	-5	1	-21	-11
1.4182	1.4955	0.441	-17	-13	-7	-1	-23	-13
1.4955	1.5728	0.464	-19	-15	-9	-3	-25	-15
1.5728	1.6502	0.488	-21	-17	-11	-5	-27	-17
1.6502	1.7275	0.511	-23	-19	-13	-7	-29	-19
1.7275	1.8049	0.535	-25	-21	-15	-9	-31	-21
1.8049	1.8822	0.558	-27	-23	-17	-11	-33	-23
1.8822	1.9596	0.582	-29	-25	-9	-13	-35	-25
1.9596	2.0369	0.605	-31	-27	-21	-15	-37	-27
2.0369	2.1143	0.628	-33	-29	-23	-17	-39	-29
2.1143	2.1916	0.652	-35	-31	-2	-19	-41	-31
2.1916	2.269	0.675	-37	-3	-27	-21	-43	-33
2.269	2.3463	0.699	-41	-35	-29	-23	-47	-35
2.3463	2.4237	0.722	-45	-37	-31	-25	-51	-37
2.4237	2.501	0.746	-48	-41	-33	-27	-55	-39
2.501	2.5783	0.769	-53	-45	-35	-29	-59	-41
2.5783	2.6557	0.793	-57	-49	-37	-31	-63	-43
2.6557	2.733	0.816	-61	-53	-41	-33	-67	-47
2.733	2.8104	0.839	-65	-57	-45	-35	-71	-51
2.8104	3.3	0.858	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE

\*Based on  $HPV_{DD} = 3.3V$ X = Don't care.

# **MAX9750/MAX9751/MAX9755**

# 2.6W Stereo Audio Power Amplifiers and DirectDrive Headphone Amplifiers




Figure 7a. Volume Control Transfer Function




Figure 7c. Volume Control Transfer Function




Figure 7b. Volume Control Transfer Function

### Headphone Amplifier

In conventional single-supply headphone amplifiers, the output-coupling capacitor is a major contributor of audible clicks and pops. Upon startup, the amplifier charges the coupling capacitor to its bias voltage, typically half the supply. Likewise, during shutdown, the capacitor is discharged to GND. A DC shift across the capacitor results, which in turn appears as an audible transient at the speaker. Since the MAX9750/MAX9751/ MAX9755 do not require output-coupling capacitors, no audible transient occurs.

Additionally, the MAX9750/MAX9751/MAX9755 features extensive click-and-pop suppression that eliminates any audible transient sources internal to the device. The Turn-On/Turn-Off Response (Headphone Mode) Waveforms in the *Typical Operating Characteristics* shows that there are minimal transient components in the audible range at the output upon startup and shutdown.




Figure 8. BEEP Input






Figure 9. Bridge-Tied Load Configuration

### **Applications Information**

### **BTL Speaker Amplifiers**

The MAX9750/MAX9751/MAX9755 feature speaker amplifiers designed to drive a load differentially, a configuration referred to as bridge-tied load (BTL). The BTL configuration (Figure 9) offers advantages over the single-ended configuration, where one side of the load is connected to ground. Driving the load differentially doubles the output voltage compared to a singleended amplifier under similar conditions. Thus, the device's differential gain is twice the closed-loop gain of the input amplifier. The effective gain is given by:

$$A_{VD} = 2 \times \frac{R_F}{R_{IN}}$$

Substituting 2 x  $V_{OUT(P-P)}$  into the following equation yields four times the output power due to double the output voltage:

$$V_{RMS} = \frac{V_{OUT(P-P)}}{2\sqrt{2}}$$
$$P_{OUT} = \frac{V_{RMS}^2}{R_I}$$

Since the differential outputs are biased at midsupply, there is no net DC voltage across the load. This eliminates the need for DC-blocking capacitors required for single-ended amplifiers. These capacitors can be large and expensive, can consume board space, and can degrade low-frequency performance.




Figure 10. Total Harmonic Distortion Plus Noise vs. Output Power with Inputs In/Out of Phase (Headphone Mode)

### **Power Dissipation and Heat Sinking**

Under normal operating conditions, the MAX9750/ MAX9751/MAX9755 can dissipate a significant amount of power. The maximum power dissipation for each package is given in the *Absolute Maximum Ratings* under Continuous Power Dissipation, or can be calculated by the following equation:

$$P_{\text{DISSPKG}(\text{MAX})} = \frac{T_{J(\text{MAX})} - T_{A}}{\theta_{JA}}$$

where  $T_{J}(MAX)$  is +150°C,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the reciprocal of the derating factor in °C/W as specified in the *Absolute Maximum Ratings* section. For example,  $\theta_{JA}$  of the thin QFN package is +42°C/W. For optimum power dissipation, the exposed paddle of the package should be connected to the ground plane (see the *Layout and Grounding* section).

For 8 $\Omega$  applications, the worst-case power dissipation occurs when the output power is 1.1W/channel, resulting in a power dissipation of about 1W. In this case, both the TSSOP and TQFN packages can be used without violating the maximum power dissipation or exceeding the thermal protection threshold. For 4 $\Omega$  applications, the TSSOP package may require heat-sinking or forced air cooling to prevent the device from reaching its thermal limit. The more thermally efficient TQFN package is suggested for speaker loads less than 8 $\Omega$ .

### **Output Power (Speaker Amplifier)**

The increase in power delivered by the BTL configuration directly results in an increase in internal power dissipation over the single-ended configuration. The



### **Table 4. Suggested Capacitor Manufacturers**

SUPPLIER	PHONE	FAX	WEBSITE
Taiyo Yuden	800-348-2496	847-925-0899	www.t-yuden.com
TDK	807-803-6100	847-390-4405	www.component.tdk.com

maximum power dissipation for a given  $V_{\mbox{\scriptsize DD}}$  and load is given by the following equation:

$$P_{\text{DISS}(\text{MAX})} = \frac{2V_{\text{DD}}^2}{\pi^2 R_{\text{I}}}$$

If the power dissipation for a given application exceeds the maximum allowed for a given package, either reduce  $V_{DD}$ , increase load impedance, decrease the ambient temperature, or add heatsinking to the device. Large output, supply, and ground PC board traces improve the maximum power dissipation in the package.

Thermal-overload protection limits total power dissipation in these devices. When the junction temperature exceeds +160°C, the thermal-protection circuitry disables the amplifier output stage. The amplifiers are enabled once the junction temperature cools by 15°C. This results in a pulsing output under continuous thermal-overload conditions as the device heats and cools.

### **Output Power (Headphone Amplifier)**

The headphone amplifiers have been specified for the worst-case scenario—when both inputs are in phase. Under this condition, the drivers simultaneously draw current from the charge pump, leading to a slight loss in headroom of Vss. In typical stereo audio applications, the left and right signals have differences in both magnitude and phase, subsequently leading to an increase in the maximum attainable output power. Figure 10 shows the two extreme cases for in and out of phase. In reality, the available power lies between these extremes.

### **Power Supplies**

The MAX9750/MAX9751/MAX9755 have different supplies for each portion of the device, allowing for the optimum combination of headroom and power dissipation and noise immunity. The speaker amplifiers are powered from PVDD. PVDD ranges from 4.5V to 5.5V. The headphone amplifiers are powered from HPVDD and VSS. HPVDD is the positive supply of the headphone amplifiers and ranges from 3V to 5.5V. VSS is the negative supply of the headphone amplifiers. Connect VSS to CPVSS. The charge pump is powered by CPVDD. CPVDD ranges from 3V to 5.5V and should be the same potential as HPVDD. The charge pump inverts the voltage at CPVDD, and the resulting voltage appears at CPVSS. The remainder of the device is powered by VDD.

### 

### **Component Selection**

### Input Filtering

The input capacitor (C<sub>IN</sub>), in conjunction with the amplifier input resistance (R<sub>IN</sub>), forms a highpass filter that removes the DC bias from an incoming signal (see the *Typical Application Circuit*). The AC-coupling capacitor allows the amplifier to bias the signal to an optimum DC level. Assuming zero source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN}C_{IN}}$$

RIN is the amplifier's internal input resistance value given in the *Electrical Characteristics* table. Choose CIN such that f-3dB is well below the lowest frequency of interest. Setting f-3dB too high affects the amplifier's low-frequency response. Use capacitors with low-voltage coefficient dielectrics, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, may result in increased distortion at low frequencies.

### **BIAS Capacitor**

BIAS is the output of the internally generated DC bias voltage. The BIAS bypass capacitor, C<sub>BIAS</sub>, improves PSRR and THD+N by reducing power supply and other noise sources at the common-mode bias node, and also generates the clickless/popless, startup/shutdown DC bias waveforms for the speaker amplifiers. Bypass BIAS with a 1µF capacitor to GND.

### Charge-Pump Capacitor Selection

Use capacitors with an ESR less than  $100m\Omega$  for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. For best performance over the extended temperature range, select capacitors with an X7R dielectric. Table 4 lists suggested manufacturers.

### Flying Capacitor (C1)

The value of the flying capacitor (C1) affects the load regulation and output resistance of the charge pump. A C1 value that is too small degrades the device's ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of C1 improves load regulation and reduces the charge-pump output

resistance to an extent. See the Output Power vs. Charge-Pump Capacitance and Load Resistance graph in the *Typical Operating Characteristics*. Above  $2.2\mu$ F, the on-resistance of the switches and the ESR of C1 and C2 dominate.

### Output Capacitor (C2)

The output capacitor value and ESR directly affect the ripple at CPV<sub>SS</sub>. Increasing the value of C2 reduces output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Charge-Pump Capacitance and Load Resistance graph in the *Typical Operating Characteristics*.

### CPV<sub>DD</sub> Bypass Capacitor (C3)

The CPV<sub>DD</sub> bypass capacitor (C3) lowers the output impedance of the power supply and reduces the impact of the MAX9750/MAX9751/MAX9755's chargepump switching transients. Bypass CPV<sub>DD</sub> with C3, the same value as C1, and place it physically close to CPV<sub>DD</sub> and PGND (refer to the MAX9750 Evaluation Kit for a suggested layout).

### Powering Other Circuits from a Negative Supply

An additional benefit of the MAX9750/MAX9751/ MAX9755 is the internally generated negative supply voltage (CPVss). CPVss is used by the MAX9750/ MAX9751/MAX9755 to provide the negative supply for the headphone amplifiers. It can also be used to power other devices within a design. Current draw from CPVss should be limited to 5mA, exceeding this affects the operation of the headphone amplifier. A typical application is a negative supply to adjust the contrast of LCD modules.

When considering the use of CPV<sub>SS</sub> in this manner, note that the charge-pump voltage of CPV<sub>SS</sub> is roughly proportional to CPV<sub>DD</sub> and is not a regulated voltage. The charge-pump output impedance plot appears in the *Typical Operating Characteristics*.

### Layout and Grounding


Proper layout and grounding are essential for optimum performance. Use large traces for the power-supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance, as well as route head away from the device. Good grounding improves audio performance, minimizes crosstalk between channels, and prevents any switching noise from coupling into the audio signal. Connect CPGND, PGND and GND together at a single point on the PC board. Route CPGND and all traces that carry switching transients away from GND, PGND, and the traces and components in the audio signal path.


Connect all components associated with the charge pump (C2 and C3) to the CPGND plane. Connect Vss and CPVss together at the device. Place the charge-pump capacitors (C1, C2, and C3) as close to the device as possible. Bypass HPV<sub>DD</sub> and PV<sub>DD</sub> with a  $0.1\mu$ F capacitor to GND. Place the bypass capacitors as close to the device as possible.

Use large, low-resistance output traces. As load impedance decreases, the current drawn from the device outputs increase. At higher current, the resistance of the output traces decrease the power delivered to the load. For example, when compared to a 0 $\Omega$  trace, a 100m $\Omega$ trace reduces the power delivered to a 4 $\Omega$  load from 2.1W to 2W. Large output, supply, and GND traces also improve the power dissipation of the device.


The MAX9750/MAX9751/MAX9755 thin QFN package features an exposed thermal pad on its underside. This pad lowers the package's thermal resistance by providing a direct heat conduction path from the die to the printed circuit board. Connect the exposed thermal pad to GND by using a large pad and multiple vias to a GND plane on the bottom of the PCB.








### Block Diagrams (continued)







M/IXI/M

**Block Diagrams (continued)** 

System Diagrams






### **Chip Information**

**PROCESS: BICMOS** 

**Pin Configurations** 




29

MAX9750/MAX9751/MAX9755

### **Package Information**


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



MAX9750/MAX9751/MAX9755

### \_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



### **Revision History**

Pages changed at Rev 7: 1–4, 8, 11, 12, 15, 19, 20–26, 28, 29, 31

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

31