

# MM5483 Liquid Crystal Display Driver

Check for Samples: MM5483

#### **FEATURES**

- Serial Data Input
- Serial Data Output
- Wide Power Supply Operation
- TTL Compatibility
- 31 Segment Outputs
- Alphanumeric and Bar Graph Capability
- Cascade Capability

## **APPLICATIONS**

- COPS<sup>™</sup> or Microprocessor Displays
- Industrial Control Indicator
- Digital Clock, Thermometer, Counter, Voltmeter
- Instrumentation Readouts
- Remote Displays

# **Block Diagram**

#### DESCRIPTION

The MM5483 is a monolithic integrated circuit utilizing CMOS metal-gate low-threshold enhancement mode devices. It is available in a 40-pin PDIP package. The chip can drive up to 31 segments of LCD and can be cascaded to increase this number. This chip is capable of driving a  $4\frac{1}{2}$ -digit 7-segment display with minimal interface between the display and the data source.

The MM5483 stores the display data in latches after it is latched in, and holds the data until another load pulse is received.




Figure 1. MM5483 Block Diagram

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

COPS is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



## **Connection Diagrams**




Figure 2. Dual-In-Line Package Top View See Package Number NFJ0040A




Figure 3. See Package Number FN0044A



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Submit Documentation Feedback



# Absolute Maximum Ratings (1)(2)

Voltage at Any Pin	V <sub>SS</sub> to V <sub>SS</sub> +10V
Operating Temperature	−40°C to +85°C
Storage Temperature	−65°C to +150°C
Power Dissipation	300 mW at +85°C 350 mW at +25°C
Junction Temperature	+150°C
Lead Temperature (Soldering, 10 seconds)	300°C

<sup>(1) &</sup>quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

#### **DC Electrical Characteristics**

 $T_A$  within operating range,  $V_{DD} = 3.0V$  to 10V,  $V_{SS} = 0V$ , unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units	
Power Supply		3.0		10	V	
Average Supply Current I	All Outputs Bits = Open, Data Out = Open, BP_Out = Open, Clock In = 0V, Data In = 0V, Data Load = 0V, Osc In = 0V, BP_In = 32Hz					
Average Supply Current, I <sub>DD</sub>	$V_{DD} = 3.0V$		1.5	2.5	μA	
	$V_{DD} = 5.0V$			10	μA	
	$V_{DD} = 10.0V$			40	μA	
Input Voltage Levels Logic "0" Logic "1" Logic "0" Logic "1"	Load, Clock, Data $V_{DD} = 5.0V$ $V_{DD} = 5.0V$ $V_{DD} = 5.0V$ $V_{DD} = 3.0V$ $V_{DD} = 3.0V$	2.4		0.9 0.4	V V V	
Output Current Levels <sup>(1)</sup> Segments and Data Out Sink Source	V <sub>DD</sub> = 3.0V, V <sub>OUT</sub> = 0.3V V <sub>DD</sub> = 3.0V, V <sub>OUT</sub> = 2.7V	20 20			μΑ μΑ	
BP Out Sink BP Out Source	$V_{DD} = 3.0V, V_{OUT} = 0.3V$ $V_{DD} = 3.0V, V_{OUT} = 2.7V$	320 320			μA μA	

<sup>(1)</sup> Output offset voltage is  $\pm 50$  mV with  $C_{SEGMENT} = 250$  pF,  $C_{BP} = 8750$  pF.

## **AC Electrical Characteristics**

 $V_{DD} \ge 4.7V$ ,  $V_{SS} = 0V$  unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
$f_{\mathbb{C}}$	Clock Frequency, V <sub>DD</sub> = 3V			500	kHz	
t <sub>CH</sub>	Clock Period High	<sup>(1)(2)</sup> 500			ns	
t <sub>CL</sub>	Clock Period Low	500			ns	
t <sub>DS</sub>	Data Set-Up before Clock	300			ns	
t <sub>DH</sub>	Data Hold Time after Clock	100			ns	
$t_{LW}$	Minimum Load Pulse Width	500			ns	
$t_{LTC}$	Load to Clock	400	·		ns	
$t_{CDO}$	Clock to Data Valid		400	750	ns	

AC input waveform specification for test purpose: t<sub>r</sub> ≤ 20 ns, t<sub>f</sub> ≤ 20 ns, f = 500 kHz, 50% ± 10% duty cycle.

Product Folder Links: MM5483

<sup>(2)</sup> If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

<sup>(2)</sup> Clock input rise and fall times must not exceed 300 ms.



#### FUNCTIONAL DESCRIPTION

A block diagram for the MM5483 is shown in Figure 1 and a package pinout is shown in Figure 3. Figure 4 shows a possible 3-wire connection system with a typical signal format for Figure 4. Shown in Figure 5, the load input is an asynchronous input and lets data through from the shift register to the output buffers any time it is high. The load input can be connected to  $V_{DD}$  for 2-wire control as shown in Figure 6. In the 2-wire control mode, 31 bits (or less depending on the number of segments used) of data are clocked into the MM5483 in a short time frame (with less than 0.1 second there probably will be no noticeable flicker) with no more clocks until new information is to be displayed. If data was slowly clocked in, it can be seen to "walk" across the display in the 2-wire mode. An AC timing diagram can be seen in Figure 7. It should be noted that data out is not a TTL-compatible output.




Figure 4. Three-Wire Control Mode




Figure 5. Data Format Diagram




Figure 6. Two-Wire Control Mode

Submit Documentation Feedback






Figure 7. Timing Diagram

Submit Documentation Feedback

## SNLS368E - JULY 2000-REVISED MARCH 2013



# **REVISION HISTORY**

Changes from Revision D (March 2013) to Revision E							
•	Changed layout of National Data Sheet to TI format		Ę				



# PACKAGE OPTION ADDENDUM

22-Dec-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MM5483N/NOPB	OBSOLETE	PDIP	NFJ	40		TBD	Call TI	Call TI	-40 to 85	MM5483N	
MM5483V/NOPB	ACTIVE	PLCC	FN	44	25	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 85	MM5483V	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040005-4/C








#### NOTES:

- 1. All linear dimensions are in inches. Any dimensions in brackets are in millimeters. Any dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Dimension does not include mold protrusion. Maximum allowable mold protrusion .01 in [0.25 mm] per side. 4. Reference JEDEC registration MS-018.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated