# Noninverting Buffer / CMOS Logic Level Shifter

## with LSTTL-Compatible Inputs

The NL17SHT126 is a single gate noninverting 3-state buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The NL17SHT126 requires the 3-state control input (OE) to be set Low to place the output into the high impedance state.

The device input is compatible with TTL-type input thresholds and the output has a full 5 V CMOS level output swing. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic-level translator from 3 V CMOS logic to 5 V CMOS Logic or from 1.8 V CMOS logic to 3 V CMOS Logic while operating at the high-voltage power supply.

The NL17SHT126 input structure provides protection when voltages up to 7 V are applied, regardless of the supply voltage. This allows the NL17SHT126 to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when  $V_{CC} = 0$  V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

#### **Features**

- High Speed:  $t_{PD} = 3.5 \text{ ns}$  (Typ) at  $V_{CC} = 5 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 1 \mu A$  (Max) at  $T_A = 25^{\circ}C$
- TTL-Compatible Inputs:  $V_{IL} = 0.8 \text{ V}$ ;  $V_{IH} = 2 \text{ V}$
- CMOS-Compatible Outputs:  $V_{OH} > 0.8 V_{CC}$ ;  $V_{OL} < 0.1 V_{CC}$  @Load
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Pin and Function Compatible with Other Standard Logic Families
- These are Pb-Free Devices




Figure 1. Pinout (Top View)




Figure 2. Logic Symbol



#### ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



SOT-953 CASE 527AE



R = Specific Device Code

M = Month Code

PIN ASSIGNMENT						
1	1 IN A					
2	GND					
3	OE					
4	OUT Y					
5	V <sub>CC</sub>					

#### **FUNCTION TABLE**

A Input	OE Input	Y Output
L	Н	L
Н	Н	н
X	L	Z

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

#### **MAXIMUM RATINGS**

Symbol	Characteristics	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage	-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input Diode Current	-20	mA
lok	Output Diode Current $V_{OUT} < GND; V_{OUT} > V_{CC}$	±20	mA
l <sub>out</sub>	DC Output Current	±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND	50	mA
P <sub>D</sub>	Power Dissipation in Still Air	50	mW
TL	Lead Temperature, 1 mm from Case for 10 s	260	°C
TJ	Junction Temperature Under Bias	+150	°C
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
I <sub>Latchup</sub>	Latchup Performance Above V <sub>CC</sub> and Below GND at 125°C (Note 1)	±100	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Characteristics	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage	3.0	5.5	V
V <sub>IN</sub>	DC Input Voltage	0.0	5.5	V
V <sub>OUT</sub>	DC Output Voltage	0.0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time $V_{CC} = 5.0 \text{ V} \pm 0.8$	5 V 0	20	ns/V

# Device Junction Temperature versus Time to 0.1% Bond Failures

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

<sup>1.</sup> Tested to EIA/JESD78

#### DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	$T_A = 25^{\circ}C$ $T_A \le 85^{\circ}C$		T <sub>A</sub> = 25°C		85°C	-55 ≤ T <sub>A</sub> ≤ 125°C		
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage		3.0 4.5 5.5	1.4 2.0 2.0			1.4 2.0 2.0		1.4 2.0 2.0		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage		3.0 4.5 5.5			0.53 0.8 0.8		0.53 0.8 0.8		0.53 0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu A$	3.0 4.5	2.9 4.4	3.0 4.5		2.9 4.4		2.9 4.4		V
	$V_{IN} = V_{IH}$ or $V_{IL}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OH} = -4$ mA $I_{OH} = -8$ mA	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	3.0 4.5		0.0 0.0	0.1 0.1		0.1 0.1		0.1 0.1	V
	$V_{IN} = V_{IH}$ or $V_{IL}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OL} = 4$ mA $I_{OL} = 8$ mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
I <sub>IN</sub>	Maximum Input Leak- age Current	V <sub>IN</sub> = 5.5 V or GND	0 to 5.5			± 0.1		± 1.0		± 1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5			1.0		20		40	μΑ
I <sub>CCT</sub>	Quiescent Supply Current	Input: V <sub>IN</sub> = 3.4 V Other Input: V <sub>CC</sub> or GND	5.5			1.35		1.50		1.65	mA
I <sub>OPD</sub>	Output Leakage Current	V <sub>OUT</sub> = 5.5 V	0.0			0.5		5.0		10	μΑ
l <sub>OZ</sub>	Maximum 3-State Leakage Current	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND	5.5			± 0.25		± 2.5		± 2.5	μΑ

#### AC ELECTRICAL CHARACTERISTICS Input $t_f = t_f = 3.0 \text{ ns}$

Power Dissipation Capacitance (Note 2)

				Т	A = 25°	С	<b>T</b> <sub>A</sub> ≤	85°C	-55 ≤ T <sub>A</sub>	≤ 125°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, A to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C <sub>L</sub> = 15pF C <sub>L</sub> = 50pF		5.6 8.1	8.0 11.5	1.0 1.0	9.5 13.0		12.0 16.0	ns
	(Figures 3 and 5)	$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		3.8 5.3	5.5 7.5	1.0 1.0	6.5 8.5		8.5 10.5	
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Output Enable Time, OE to Y	$\begin{aligned} V_{CC} &= 3.3 \pm 0.3 \text{ V} \\ R_L &= R_I = 500 \Omega \end{aligned}$			5.4 7.9	8.0 11.5	1.0 1.0	9.5 13.0		11.5 15.0	ns
	(Figures 4 and 5)	$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $R_L = R_I = 500 \Omega$	$C_L = 15pF$ $C_L = 50pF$		3.6 5.1	5.1 7.1	1.0 1.0	6.0 8.0		7.5 9.5	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Output Disable Time, OE to Y	$\begin{aligned} V_{CC} &= 3.3 \pm 0.3 \text{ V} \\ R_L &= R_I = 500 \Omega \end{aligned}$	$C_L = 15pF$ $C_L = 50pF$		6.5 8.0	9.7 13.2	1.0 1.0	11.5 15.0		14.5 18.0	ns
	(Figures 4 and 5)	$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $R_L = R_I = 500 \Omega$			4.8 7.0	6.8 8.8	1.0 1.0	8.0 10.0		10.0 12.0	
C <sub>in</sub>	Maximum Input Capacitance				4	10		10		10	pF
C <sub>out</sub>	Maximum Three-State Output Capacitance (Output in High Impedance State)				6						pF
	Typical @ 25°C, V <sub>CC</sub> = 5.0 V										

<sup>2.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>/4 (per buffer). C<sub>PD</sub> is used to determine the no–load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

#### **SWITCHING WAVEFORMS**







Figure 4. Switching Waveforms





\*Includes all probe and jig capacitance



\*Includes all probe and jig capacitance

Figure 6. Test Circuit

Figure 7. Test Circuit




Figure 8. Input Equivalent Circuit

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NL17SHT126P5T5G	SOT-953 (Pb-Free)	8000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales