

SAM R34/R35 Low Power LoRa® Sub-GHz SiP Datasheet

Introduction

The SAM R34/R35 is a family of ultra-low power microcontrollers combined with a UHF transceiver communication interface. It uses a 32-bit ARM® Cortex® -M0+ processor and offers up to 256 KB of Flash and 40 KB of SRAM, including an area of battery backed-up SRAM. The UHF transceiver supports LoRa[®] and FSK modulation. LoRa technology is a spread spectrum protocol optimized for low data-rate, ultra-long range signaling. It is ideal for battery-powered remote sensors and controls.

The SAM R34 includes an integrated microcontroller with USB and the UHF transceiver, making it suitable for USB dongle applications or for software updates via USB. The SAM R35 offers the same microcontroller functions along with the UHF transceiver without the USB interface.

Features

Operational Features

- Processor:
	- ARM Cortex -M0+ CPU running at up to 48 MHz (2.46CoreMark®/MHz)
	- Single-Cycle Hardware Multiplier
	- Micro Trace Buffer (MTB)
- Memory:
	- In-System Self-Programmable Flash Memory, with options for sizes 256 KB, 128 KB or 64 KB
	- Static Random Access Memory (SRAM) with options for sizes 32 KB, 16 KB or 8 KB
	- Low power SRAM Memory with option for sizes 4 KB or 8 KB
- System:
	- Power-on Reset (POR) and Brown-out Reset
	- Internal and External Clock Options with 48 MHz Digital Frequency Locked Loop (DFLL48M) and 48 MHz to 96 MHz Fractional Digital Phase Locked Loop (FDPLL96M)
	- External Interrupt Controller (EIC)
	- Up to 16 External Interrupts
	- One Non-Maskable Interrupt
	- Two Pin Serial Wire Debug (SWD) Programming, Test and Debugging Interfaces
- Operating Voltage: 1.8V- 3.6V
- Low Power Consumption
	- Transceiver:
		- $RX = 16$ mA (typical)
		- RFO HF = 33 mA (typical)
		- PA_BOOST = 95 mA (typical)
- MCU:
	- Idle, Standby, and Backup Sleep Modes
	- SleepWalking peripherals
- Temperature Range: -40°C to +85°C (Industrial)

RF/Analog Features

- Integrated LoRa Technology Transceiver:
	- Tri-band Coverage
		- 137 MHz to 175 MHz
		- 410 MHz to 525 MHz
		- 862 MHz to 1020 MHz
	- +20 dBm (100 mW) Max Power (VDDANA > 2.4 VDC)
	- +17 dBm (50 mW) Max Power (Regulated PA)
	- +13 dBm (20 mW) High-efficency PA
- High Sensitivity:
	- Down to -136 dBm (LoRaWAN™ protocol compliant modes)
	- Down to -148 dBm (proprietary narrowband modes)
- Up to 168 dB Maximum Link Budget
- Robust Front-End: IIp3 = -11 dBm
- Excellent Blocking Immunity
- Low RX Current of 17 mA (typical)
- Fully Integrated Synthesizer with a Resolution of 61 Hz
- LoRa Technology, (G)FSK, (G)MSK and OOK Modulation
- Preamble Detection
- 127 dB Dynamic Range RSSI
- Automatic RF Sense and CAD with Ultra-Fast Automatic Frequency Control (AFC) Packet Engine up to 256 bytes with Cyclic Redundancy Check (CRC)

Peripheral Information

- 16-Channel Direct Memory Access Controller (DMAC)
- 12-Channel Event System
- Three 16-bit Timer/Counters (TC), configurable as either of the following:
	- One 8-bit TC with compare/capture channels
	- One 16-bit TC with compare/capture channels
	- One 32-bit TC with compare/capture channels, by using two TCs
- Two 24-bit and one 16-bit Timer/Counters for Control (TCC), with Extended Functions:
	- Up to four compare channels with optional complementary output
	- Generation of synchronized Pulse Width Modulation (PWM) pattern across port pins
	- Deterministic fault protection, fast decay and configurable dead-time between complementary output
	- Dithering that increases resolution with up to five bit and reduces quantization error
- 32-bit Real Time Counter (RTC) with Clock/Calendar Function
- Watchdog Timer (WDT)
- CRC-32 Generator
- One Full-Speed (12 Mbps) Universal Serial Bus (USB) 2.0 Interface:
	- Embedded host and device function
	- Eight endpoints
- Up to Five Serial Communication Interfaces (SERCOM), each configurable to operate as either of the following:
	- USART with full-duplex and single-wire half-duplex configuration
	- I2C up to 3.4 MHz
	- Serial Peripheral Interface (SPI)
	- Local Interconnect Network (LIN) Slave
- One 12-bit, 1 Msps Analog-to-Digital Converter (ADC) with up to Eight External Channels:
	- Differential and single-ended input
	- Automatic offset and gain error compensation
	- Oversampling and decimation in hardware to support 13-, 14-, 15-, or 16-bit resolution
- Two Analog Comparators (AC) with Window Compare Function
- Peripheral Touch Controller (PTC):
	- 18-channel capacitive touch and proximity sensing

Package Information

- 27 Programmable I/O Pins
- 64 Lead Ball Grid Array (BGA)

Table of Contents

1. Description

The SAM R34/R35 devices are a series of ultra-low power microcontrollers equipped with a UHF transceiver. It uses the 32-bit ARM Cortex-M0+ processor at max. 48 MHz (2.46 CoreMark/MHz) and offers 256 KB of Flash and 40 KB of SRAM. Sophisticated power management technologies, such as power domain gating, SleepWalking, ultra-low power peripherals and more, allow for very low line-power consumptions.

The UHF transceiver supports LoRa and FSK modulation schemes. The LoRa technology is optimized for long-range communication with minimal line-power demand. The transceiver can work from frequencies of 137 MHz to 1020 MHz. Maximum transmit power is +20 dBm without an external amplification. Operational frequency bands and power limits are defined by local regulations and the LoRa Alliance. LoRa network stack regional options insure compliance. FSK modulation is also supported for applications including IEEE 802.15.4g, WiSUN, and legacy proprietary networks.

All devices have accurate low power external and internal oscillators. Different clock domains can be independently configured to run at different frequencies, enabling power-saving by running each peripheral at its optimal clock frequency, thus maintaining a high CPU frequency while reducing power consumption.

The SAM R34/R35 devices have four software-selectable sleep modes: Idle, Standby, Backup and Off. In Idle mode, the CPU is stopped while all other functions may be kept running. In Standby mode, all clocks and functions are stopped except those selected to continue running. In this mode all RAMs and logic contents are retained. The device supports SleepWalking, which allows some peripherals to wake-up from sleep based on predefined conditions, thus allowing some internal operations like DMA transfer and/or the CPU to wake-up only when needed; for example, when a threshold is crossed or a result is ready. The event system supports synchronous and asynchronous events, allowing peripherals to receive, react to and send events even in Standby mode. Off mode is not advised, as high impedance on the internal SPI bus results in metastability.

The SAM R34/R35 devices have two software-selectable performance levels (PL0 and PL2) allowing the user to scale the lowest core voltage level that supports the operating frequency. To further minimize current consumption, specifically leakage dissipation, the devices utilize a power domain gating technique with retention to turn off some logic areas while keeping their logic state. This technique is fully handled in hardware.

The Flash program memory can be reprogrammed in-system through the Serial Wire Debug (SWD) interface. The same interface can also be used for non-intrusive on-chip debugging of application code. A boot loader running in the device can use any communication interface to download and upgrade the application program in the Flash memory.

The SAM R34/R35 devices are supported with a full suite of programs and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers, and evaluation kits.

2. Configuration Summary

Table 2-1. Configuration Summary

1. SERCOM4 is internally connected to the Transceiver (TRX).

3. Ordering Information for SAM R34/R35

Figure 3-1. SAM R34/R35 Ordering Information

3.1 SAM R34/R35 Ordering Codes

Table 3-1. SAM R34/R35 Ordering Codes

Note: The device variant (last letter of the ordering number) is independent of the die revision.

© 2019 Microchip Technology Inc. **Datasheet** DS70005356C-page 9

4. System Introduction

4.1 SAM R34/R35 Pinout Details

Figure 4-1. SAM R34/R35 Pin Placement

4.2 SiP Block Diagram

The following figure illustrates the SAM R34/R35 System-in-Package (SiP) block diagram.

Figure 4-2. System Block Diagram with MCU and Transceiver

4.3 Peripheral Key Table

The following table lists all the peripherals supported in SAM R34 and SAM R35. Also, provides the references to relevant sections for detailed information.

Note: The peripherals that are not listed in the following table must not be used.

Table 4-1. Peripheral Key Table

SAM R34/R35

System Introduction

Note: For more details on the peripherals supported by the SAM R34, refer to Table 5-1.

5. I/O Multiplexing and Considerations

5.1 Multiplexed Signals

By default, each pin is controlled by the PORT as a general purpose I/O and alternatively may be assigned to one of the peripheral functions A, B, C, D, E, F, G, H or I. To enable a peripheral function on a pin, the Peripheral Multiplexer Enable bit in the Pin Configuration register corresponding to that pin (PINCFGn.PMUXEN, n = 0..31) in the PORT must be written to '1'. The selection of peripheral functions A to H are done by writing to the Peripheral Multiplexing Odd and Even bits in the Peripheral Multiplexing register (PMUXn.PMUXE/O) in the PORT.

Table 5-1. Port Function Multiplexing

SAM R34/R35 Pin	I/O Pin	Supply	$\boldsymbol{\mathsf{A}}$		B(1)(2)					$\mathbf c$	D	E	F	\mathbf{G}	H	
			EIC	RSTC	REF	ADC	AC	PTC X- lines	PTC Y- lines	SERCOM (1)(2)	SERCOM- ALT	TC/TCC	TCC	COM	AC/GCLK/ SUPC	CCL
A ₃	PA00	VSWOUT	EXTINT[0]	EXTWAKE[0]	\sim	$\overline{}$	\overline{a}				SERCOM1/ PAD[0]	TCC2/WO[0]		÷	\sim	
A4	PA01	VSWOUT	EXTINT[1]	EXTWAKE[1]							SERCOM1/ PAD[1]	TCC2/WO[1]				
D ₃	PA04	VDDANA	EXTINT[4]	EXTWAKE[4]	VREFB	AlN[4]	AIN[0]	$\overline{}$	\overline{a}		SERCOM0/ PAD[0]	TCC0/WO[0]	$\overline{}$	÷.		CCL0/ IN[0]
C ₄	PA05	VDDANA	EXTINT[5]	EXTWAKE[5]		AIN[5]	AIN[1]				SERCOM0/ PAD[1]	TCC0/WO[1]		÷,		CCL0/IN[1]
E ₃	PA06	VDDANA	EXTINT[6]	EXTWAKE[6]		AIN[6]	AIN[2]		Y[4]		SERCOM0/ PAD[2]	TCC1/WO[0]		\overline{a}		CCL0/IN[2]
F ₃	PA07	VDDANA	EXTINT[7]	EXTWAKE[7]		AIN[7]	AIN[3]				SERCOM0/ PAD[3]	TCC1/WO[1]		÷.		CCL ₀ / OUT[0]
F4	PA08	VDDIO	NMI	$\overline{}$		AIN[16]	\blacksquare	X[0]	Y[6]	SERCOM0/ PAD[0]	SERCOM2/ PAD[0]	TCC0/WO[0]	TCC1/ WO[2]			CCL1/ IN[3]
F ₅	PA09	VDDIO	EXTINT[9]		÷	AIN[17]		X[1]	Y[7]	SERCOM0/ PAD[1]	SERCOM2/ PAD[1]	TCC0/WO[1]	TCC1/ WO[3]	$\overline{}$		CCL1/IN[1]
F6	PA13	VDDIO	EXTINT[13]	$\overline{}$						SERCOM2/ PAD[1]	SERCOM4/ PAD[1]	TCC2/WO[1]	TCC0/ WO[7]		AC/CMP[1]	
F ₈	PA14	VDDIO	EXTINT[14]						÷.	SERCOM2/ PAD[2]	SERCOM4/ PAD[2]	TC4/ WO[0]	TCC0/ WO[4]		GCLK_IO[0]	÷.
G8	PA15	VDDIO	EXTINT[15]	$\qquad \qquad -$	$\overline{}$		\equiv	$\overline{}$	\equiv	SERCOM2/ PAD[3]	SERCOM4/ PAD[3]	TC4/ WO[1]	TCC0/ WO[5]	$\overline{}$	GCLK_IO[1]	a.
F7	PA16	VDDIO	EXTINT[0]	$\overline{}$	÷,		$\qquad \qquad -$	X[4]	$\qquad \qquad -$	SERCOM1/ PAD[0]	SERCOM3/ PAD[0]	TCC2/WO[0]	TCC0/ WO[6]	$\overline{}$	GCLK_IO[2]	CCL0/ IN[0]
E ₆	PA17	VDDIO	EXTINT[1]		$\overline{}$		\equiv	X[5]	$\overline{}$	SERCOM1/ PAD[1]	SERCOM3/ PAD[1]	TCC2/WO[1]	TCC0/ WO[1]	-	GCLK_IO[3]	CCL0/IN[1]
E7	PA18	VDDIO	EXTINT[2]				÷	X[6]	$\overline{}$	SERCOM1/ PAD[2]	SERCOM3/ PAD[2]	TC4/ WO[0]	TCC0/ WO[2]		AC/CMP[0]	CCL0/IN[2]
E8	PA19	VDDIO	EXTINT[3]		$\overline{}$		$\overline{}$	X[7]	$\overline{}$	SERCOM1/ PAD[3]	SERCOM3/ PAD[3]	TC4/ WO[1]	TCC0/ WO[3]		AC/CMP[1]	CCL ₀ / OUT[0]
D ₈	PA22	VDDIO	EXTINT[6]	$\overline{}$	÷.		e.	X[10]	$\overline{}$	SERCOM3/ PAD[0]	SERCOM5/ PAD[0]	TC0/ WO[0]	TCC0/ WO[4]	<u>—</u>	GCLK IO[6]	CCL2/IN[0]
D7	PA23	VDDIO	EXTINT[7]		$\overline{}$		\equiv	X[11]	$\overline{}$	SERCOM3/ PAD[1]	SERCOM5/ PAD[1]	TC0/ WO[1]	TCC0/ WO[5]	USB/SOF 1 kHz[6]	GCLK_IO[7]	CCL2/ IN[1]
B ₈	PA24	VDDIO	EXTINT[12]		÷,		$=$		\equiv	SERCOM3/ PAD[2]	SERCOM5/ PAD[2]	TC1/ WO[0]	TCC1/ WO[2]	USB/DM[6]		CCL2/IN[2]
C ₈	PA25	VDDIO	EXTINT[13]	$\qquad \qquad -$	÷,		÷.		$\overline{}$	SERCOM3/ PAD[3]	SERCOM5/ PAD[3]	TC1/ WO[1]	TCC1/ WO[3]	USB/DP[6]	—	CCL ₂ / OUT[2]
E ₅	PB22	VDDIN	EXTINT[6]	$\overline{}$							SERCOM5/ PAD[2]	TC3/ WO[0]			GCLK_IO[0]	CCL0/ IN[0]
C7	PB23	VDDIN	EXTINT[7]	$\overline{}$	÷.		÷,		$\overline{}$		SERCOM5/ PAD[3]	TC3/ WO[1]	\sim	$\overline{}$	GCLK_IO[1]	CCL ₀ / OUT[0]
E4	PA27	VDDIN	EXTINT[15]												GCLK_IO[0]	
C ₆	PA28	VDDIN	EXTINT[8]		$\overline{}$		L,		$\overline{}$	L.	and a			\equiv	GCLK_IO[0]	$\overline{}$

SAM R34/R35 I/O Multiplexing and Considerations

- 1. All analog pin functions are on peripheral function B. Peripheral function B must be selected to disable the digital control of the pin.
- 2. Only some pins can be used in SERCOM I2C mode. See 5.3.3 SERCOM I2C Pins.
- 3. This function is only activated in the presence of a debugger.
- 4. When an analog peripheral is enabled, the analog output of the peripheral interferes with the alternative functions of this pin. This is also true even when the peripheral is used for internal purposes.
- 5. Clusters of multiple GPIO pins are sharing the same supply pin. See 5.3.4 GPIO Cluster.
- 6. USB is not available on the SAM R35 devices.

5.2 Internal Multiplexed Signals

By default, each pin is controlled by the PORT as a general purpose I/O and alternatively may be assigned to one of the peripheral functions A, B, C, D, E, F, G, H or I. To enable a peripheral function on a pin, the Peripheral Multiplexer Enable bit in the Pin Configuration register corresponding to that pin (PINCFGn.PMUXEN, n = 0-31) in the PORT must be written to '1'. The selection of peripheral functions A to H are done by writing to the Peripheral Multiplexing Odd and Even bits in the Peripheral Multiplexing register (PMUXn.PMUXE/O) in the PORT.

 SAM R34/R35 I/O Multiplexing and Considerations

5.3 Other Functions

5.3.1 Oscillator Pinout

The oscillators are not mapped to the normal PORT functions, and their multiplexing is controlled by registers in the Oscillator Controller (OSCCTROL) and in the 32kHz Oscillators Controller (OSC32KCTRL).

Table 5-3. Oscillator Pinout

5.3.2 Serial Wire Debug Interface Pins

Only the SWCLK pin is mapped to the normal PORT functions. A debugger cold-plugging or hot-plugging detection will automatically switch the SWDIO port to the SWDIO function.

Table 5-4. Serial Wire Debug Interface Pinout

5.3.3 SERCOM I2C Pins

Table 5-5. SERCOM Pins Supporting I2C

5.3.4 GPIO Cluster

Table 5-6. GPIO Clusters

5.3.5 TCC Configurations

The SAML21 has three instances of the Timer/Counter for Control applications (TCC) peripheral, TCC<2:0>.

Table 5-7. TCC Configuration Summary

Note: The number of CC register (CC_NUM)_ for each TCC corresponds to the number of compare/ capture channels to ensure that a TCC can have more Waveform Outputs (WO_NUM) than CC registers.

6. Signal Description

This section provides the required information to understand the origin and the function of each such signal. The nature of a SIP results in the situation where the package pins may be bonded to the microcontroller die or the transceiver die. There are also signals bonded in-between the two dies.

6.1 Signal Details

This section provides the naming and functional description of the internal and external signals. 5. I/O Multiplexing and Considerations describes the routing of these signals between the MCU core and transceiver subsystem and to the external package pins.

Signal Name	Function	Type						
Analog Comparators (AC)								
AIN<3:0>	AC analog inputs	Analog						
CMP<1:0>	AC comparator outputs	Digital						
Analog Digital Converter (ADC)								
AIN<19:0>	ADC analog inputs	Analog						
VREFB	ADC voltage external reference B	Analog						
External Interrupt Controller (EIC)								
EXTINT<15:0>	External interrupts inputs	Digital						
NMI	External non-maskable interrupt input	Digital						
	Reset Controller (RSTC)							
EXTWAKE<7:0>	External wake-up inputs	Digital						
	Generic Clock Generator (GCLK)							
GCLK IO<7:0>	Generic clock (source clock inputs or generic clock generator output)	Digital						
	Custom Control Logic (CCL)							
IN < 8:0	Logic inputs	Digital						
OUT<2:0>	Logic outputs	Digital						
Supply Controller (SUPC)								
VBAT	External battery supply inputs	Analog						
PSOK	Main power supply OK input	Digital						
OUT<1:0>	Logic outputs	Digital						
Power Manager (PM)								
RESETN	Active low Reset input	Digital						
Serial Communication Interface (SERCOMx)								

Table 6-1. Signal Descriptions List

SAM R34/R35

Signal Description

SAM R34/R35 Signal Description

7. Processor and Architecture

7.1 Cortex M0+ Processor

The SAM R34/R35 contains an ATSAML21 Die Revision C ARM Cortex-M0+ processor. The processor is based on the ARMv6 Architecture and Thumb®-2 ISA. The Cortex-M0+ is 100% instruction set compatible with its predecessor, the Cortex-M0 core, and upward compatible to Cortex-M3 and M4 cores. The implemented ARM Cortex-M0+ is revision r0p1. For more information, refer to<http://www.arm.com>.

7.1.1 Cortex M0+ Configuration

The ARM Cortex-M0+ core has two bus interfaces:

- Single 32-bit AMBA-3 AHB-Lite system interface that provides connections to peripherals and all system memory including Flash memory and RAM
- Single 32-bit I/O port bus interfacing to the PORT with 1-cycle loads and stores

7.1.1.1 Cortex M0+ Peripherals

- System Control Space (SCS)
	- The processor provides debug through registers in the SCS. Refer to the Cortex-M0+ Technical Reference Manual for details ([http://www.arm.com\)](http://www.arm.com)
- Nested Vectored Interrupt Controller (NVIC)

– External interrupt signals connect to the NVIC, and the NVIC prioritizes the interrupts. Software can set the priority of each interrupt. The NVIC and the Cortex-M0+ processor core are closely coupled, providing low latency interrupt processing and efficient processing of late arriving interrupts. Refer to the Cortex-M0+ Technical Reference Manual for details [\(http://](http://www.arm.com) [www.arm.com\)](http://www.arm.com).

Note: When the CPU frequency is much higher than the APB frequency it is recommended to insert a memory read barrier after each CPU write to registers mapped on the APB. Failing to do so in such conditions may lead to unexpected behavior such as re-entering a peripheral interrupt handler just after leaving it.

- System Timer (SysTick)
	- The System Timer is a 24-bit timer clocked by CLK_CPU that extends the functionality of both the processor and the NVIC. Refer to the Cortex-M0+ Technical Reference Manual for details [\(http://www.arm.com](http://www.arm.com)).
- System Control Block (SCB)
	- The System Control Block provides system implementation information, and system control. This includes configuration, control, and reporting of the system exceptions. Refer to the Cortex-M0+ Devices Generic User Guide for details ([http://www.arm.com\)](http://www.arm.com)
- Micro Trace Buffer (MTB)
	- The CoreSight MTB-M0+ (MTB) provides a simple execution trace capability to the Cortex-M0+ processor. Refer to section MTB-Micro Trace Buffer and the CoreSight MTB-M0+ Technical Reference Manual for details ([http://www.arm.com\)](http://www.arm.com).

Related Links

7.2 Nested Vector Interrupt Controller

7.1.1.2 Cortex M0+ Address Map

Table 7-2. Cortex-M0+ Address Map

7.1.1.3 I/O Interface

The device allows direct access to PORT registers. Accesses to the AMBA® AHB-Lite[™] and the single cycle I/O interface can be made concurrently, so the Cortex M0+ processor can fetch the next instructions while accessing the I/Os. This enables single cycle I/O access to be sustained for as long as necessary.

7.2 Nested Vector Interrupt Controller

7.2.1 Overview

The Nested Vectored Interrupt Controller (NVIC) in the SAM R34/R35 supports 32 interrupt lines with four different priority levels. For more details, refer to the Cortex-M0+ Technical Reference Manual ([http://](http://www.arm.com) www.arm.com).

7.2.2 Interrupt Line Mapping

Each of the 23 interrupt lines is connected to one peripheral instance, as shown in the table below. Each peripheral can have one or more interrupt flags, located in the peripheral's Interrupt Flag Status and Clear (INTFLAG) register.

An interrupt flag is set when the interrupt condition occurs. Each interrupt in the peripheral can be individually enabled by writing a 1 to the corresponding bit in the peripheral's Interrupt Enable Set (INTENSET) register, and disabled by writing 1 to the corresponding bit in the peripheral's Interrupt Enable Clear (INTENCLR) register.

An interrupt request is generated from the peripheral when the interrupt flag is set and the corresponding interrupt is enabled.

The interrupt requests for one peripheral are ORed together on system level, generating one interrupt request for each peripheral. An interrupt request will set the corresponding interrupt pending bit in the NVIC interrupt pending registers (SETPEND/CLRPEND bits in ISPR/ICPR).

For the NVIC to activate the interrupt, it must be enabled in the NVIC interrupt enable register (SETENA/ CLRENA bits in ISER/ICER). The NVIC interrupt priority registers IPR0-IPR7 provide a priority field for each interrupt.

Table 7-3. Interrupt Line Mapping

7.3 Micro Trace Buffer

7.3.1 Features

- Program flow tracing for the Cortex-M0+ processor
- MTB SRAM can be used for both trace and general purpose storage by the processor
- The position and size of the trace buffer in SRAM is configurable by software
- CoreSight compliant

7.3.2 Overview

When enabled, the MTB records the changes in program flow that are reported by the Cortex-M0+ processor over the execution trace interface. This interface is shared between the Cortex-M0+ processor and the CoreSight MTB-M0+. The information is stored by the MTB in the SRAM as trace packets. An offchip debugger can extract the trace information using the Debug Access Port to read the trace information from the SRAM. The debugger can then reconstruct the program flow from this information.

The MTB stores trace information into the SRAM and gives the processor access to the SRAM simultaneously. The MTB ensures that trace write accesses have priority over processor accesses.

An execution trace packet consists of a pair of 32-bit words that the MTB generates when it detects a non-sequential change of the program pounter (PC) value. A non-sequential PC change can occur during branch instructions or during exception entry. See the CoreSight MTB-M0+ Technical Reference Manual for more details on the MTB execution trace packet format.

Tracing is enabled when the MASTER.EN bit in the Master Trace Control Register is 1. There are various ways to set the bit to 1 to start tracing, or to 0 to stop tracing. See the CoreSight Cortex-M0+ Technical Reference Manual for more details on the Trace start and stop and for a detailed description of the MTB's MASTER register. The MTB can be programmed to stop tracing automatically when the memory fills to a specified watermark level or to start or stop tracing by writing directly to the MASTER.EN bit. If the watermark mechanism is not being used and the trace buffer overflows, then the buffer wraps around overwriting previous trace packets.

The base address of the MTB registers is 0x41006000; this address is also written in the CoreSight ROM Table. The offset of each register from the base address is fixed and as defined by the CoreSight MTB-

© 2019 Microchip Technology Inc. **Datasheet** DS70005356C-page 24

M0+ Technical Reference Manual. The MTB has four programmable registers to control the behavior of the trace features:

- POSITION: Contains the trace write pointer and the wrap bit
- MASTER: Contains the main trace enable bit and other trace control fields
- FLOW: Contains the WATERMARK address and the AUTOSTOP and AUTOHALT control bits
- BASE: Indicates where the SRAM is located in the processor memory map. This register is provided to enable auto discovery of the MTB SRAM location by a debug agent

See the CoreSight MTB-M0+ Technical Reference Manual for a detailed description of these registers.

7.4 High-Speed Bus System

7.4.1 Features

High-Speed Bus Matrix has the following features:

- Symmetric crossbar bus switch implementation
- Allows concurrent accesses from different masters to different slaves
- 32-bit data bus
- Operation at a one-to-one clock frequency with the bus masters

H2LBRIDGE has the following features:

- LP clock division support
- Write: Posted-write FIFO of 3 words, no bus stall until it is full
- Write: 1 cycle bus stall when full when LP clock is not divided
- 2 stall cycles on read when LP clock is not divided
- Ultra-Low Latency mode:
	- Suitable when the HS clock frequency is not above half the maximum device clock frequency
	- Removes all intrinsic bridge stall cycles (except those needed for LP clock ratio adaptation)
	- Enabled by writing a '1' in 0x41008120 using a 32-bit write access

L2HBRIDGE has the following features:

- LP clock division support
- Write: Posted-write FIFO of 1 word, no bus stall until it is full
- Write: 1 cycle bus stall when full when LP clock is not divided
- 2 stall cycles on read when LP clock is not divided
- Ultra-Low Latency mode:
	- Suitable when the HS clock frequency is not above half the maximum device clock frequency
	- Removes all intrinsic bridge stall cycles (except those needed for LP clock ratio adaptation)
	- Enabled by writing a '1' in 0x41008120 using a 32-bit write access

Figure 7-1. High-Speed Bus System Components

7.4.2 Configuration

Figure 7-2. Master-Slave Relations High-Speed Bus Matrix

Figure 7-3. Master-Slave Relations Low-Power Bus Matrix

SAM R34/R35 Processor and Architecture

Table 7-5. High-Speed Bus Matrix Slaves

Table 7-6. Low-Power Bus Matrix Masters

Table 7-7. Low-Power Bus Matrix Slaves

7.4.3 SRAM Quality of Service

To ensure that masters with latency requirements get sufficient priority when accessing RAM, priority levels can be assigned to the masters for different types of access.

The Quality of Service (QoS) level is independently selected for each master accessing the RAM. For any access to the RAM, the RAM also receives the QoS level. The QoS levels and their corresponding bit values for the QoS level configuration are shown in the following table.

Table 7-8. Quality of Service

If a master is configured with QoS level DISABLE (0x0) or LOW (0x1) there will be a minimum latency of one cycle for the RAM access.

The priority order for concurrent accesses are decided by two factors. First, the QoS level for the master and second, a static priority given by the port ID. The lowest port ID has the highest static priority. See the tables below for details.

The MTB has a fixed QoS level HIGH (0x3).

The CPU QoS level can be written/read, using 32-bit access only, at address 0x41008114 bits [1:0]. Its reset value is 0x3.

Refer to different master QOSCTRL registers for configuring QoS for the other masters (USB, DMAC).

Note:

1. Using 32-bit access only.

Table 7-10. LP SRAM Port Connections QoS

SAM R34/R35

Processor and Architecture

Note:

1. Using 32-bit access only.

8. Application Schematic Introduction

The SAM R34/R35 application schematic has to provide the environment for both integrated circuits inside the package. The microcontroller as well as the radio have integrated LDOs to provide the required core voltages. To achieve the full radio performance, the application layout has to take the noise decoupling in-between the analog radio part and the digital processor and signal processing power domains into account.

8.1 SAM R34/R35 Basic Application Schematic

The following application schematic shows the minimum circuit elements required for the SAM R34/R35 system. In this schematic, both the high-power PA_BOOST and high-efficiency RFO_HF transmitter configurations are populated. Some applications may require only one transmitter configuration.

For unused pins, the default state of the pins will give the lowest current leakage. Thus, there is no need to perform any configuration of the unused pins in order to lower the power consumption.

 SAM R34/R35

SAM R34/R35

Application Schematic Introduction

Application Schematic Introduction

8.2 SAM R34/R35 Bill of Materials

Table 8-1. Bill of Materials for SAM R34/R35

SAM R34/R35 Application Schematic Introduction

9. Transceiver Circuit Description

Note: The SAM R34/R35 incorporates a LoRa transceiver.

The integrated Sub-GHz transceiver supports LoRa technology spread spectrum modulation, combining ultra-long range communications and high interference immunity with extremely low current consumption.

Receive sensitivities of over -148 dBm can be achieved in narrowband modes, and -136 dBm in LoRaWAN protocol compliant modes, using a low cost crystal and bill of materials.

The transmit section offers two integrated power amplifiers. The highly efficient RFO port delivers up to +13 dBm for European regions and battery conservation. The high powered PA_BOOST port delivers a regulated output of +17 dBm with low EMI across the entire working voltage range or, up to +20 dBm of raw RF power with high-voltage supplies. This combination of high power and high RX sensitivity yields industry leading link budget, making it ideal for any application requiring long range low-data-rate communications. LoRa technology also provides significant advantages in both blocking and selectivity over conventional modulation techniques, solving the traditional design compromise between range, interference robustness and energy consumption. For maximum flexibility, the user may decide on the spread spectrum modulation bandwidth (BW), spreading factor (SF), and forward error correction rate (CR). Another benefit of the spread spectrum modulation is that each spreading factor is orthogonal, thus multiple transmitted signals can occupy the same channel without interfering.

The SAM R34/R35 also supports high performance (G)FSK, (G)MSK, and OOK modes for systems including WMBus and IEEE802.15.4g.

This transceiver offers bandwidth options ranging from 7.8 kHz to 500 kHz with spreading factors ranging from 6 to 12, and covering all available frequency bands from 137 to 1020 MHz.

9.1 Transceiver Pin Description

Table 9-1. Description of Transceiver Signals Available Outside the Package

9.2 Transceiver Validation

The SAM R34 transceiver has been extensively tested using LoRa modulation and FSK for European and North American regions.

Validation of the SAM R34 device was performed at frequencies typically used in LoRa applications. The test boards exhibited regulatory compliance for European and North American regions. ETSI 868MHz ISM band was tested using the RFO_HF port. FCC 902-928MHz ISM band was tested using both the RFO_HF and PA_BOOST ports. These configurations use the transceiver's synthesizer in band 1.

At the time of publication of this data sheet, the RFO_LF port or SAM R34 is known to be functional but has not been validated. RFO_LF transmits on 137-175MHz and 410-525MHz bands (synthesizer band 2 and band 3).

10. Microcontroller Interface

This section describes the transceiver to microcontroller interface. The interface is comprised of a slave SPI and additional control signals. This interface is connected to a SAM L21 master interface as shown below. The SERCOM4 and GPIO signals dedicated to the CPU-TRX interface are not externally exposed and may not be used for any other purposes.

<u>Λ cauτιοn</u> Do not use CPU OFF mode. The internal SPI connections do not have pull-up resistors and the CPU OFF mode puts the SPI bus in a high-impedance state. The resulting metastable signals may cause unpredictable transceiver behavior and increase the current consumption.

Figure 10-1. Microcontroller to Transceiver Interface

The SPI is used for register, Frame Buffer, and SRAM access. The additional control signals are connected to the GPIO/IRQ interface of the microcontroller. The table below introduces the radio transceiver I/O signals and their functionalities.

Table 10-1. Microcontroller Interface Signal Description

TRX Signal	CPU Signal Name	Description
/SEL	PB31	SPI select signal, active-low
MOSI	PB30	SPI data (master output slave input) signal
MISO	PC19	SPI data (master input slave output) signal
SCLK	PC18	SPI clock signal
nRST	PB15	Transceiver Reset signal, Active-low

11. Electrical Characteristics

Note: All the specifications are typical (TYP), unless otherwise stated.

11.1 Absolute Maximum Ratings

Stresses beyond those listed in following table may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 11-1. Absolute Maximum Ratings

<u>Λ cauτιον</u> This device is sensitive to electrostatic discharges (ESD). Improper handling may lead to permanent performance degradation or malfunctioning. Handle the device following best practice ESD protection rules: Be aware that the human body can accumulate charges large enough to impair functionality or destroy the device.

11.2 General Operating Conditions

The device must operate within the ratings listed in the following table in order for all other electrical characteristics and typical characteristics of the device to be valid.

For unused pins, the default state of the pins gives the lowest current leakage. Thus, specific configuration is not required for the unused pins in order to lower the power consumption.

Δ cAUTION In debugger Cold-Plugging mode, NVM erase operations are not protected by the BOD33 and BOD12. NVM erase operation at supply voltages below specified minimum can cause corruption of NVM areas that are mandatory for correct device behavior.

11.3 Performance Characteristics

The following data shows SAM R34/R35 performance as a combined system including both the SAML21 and the transceiver under the following conditions:

- Modulation = LoRa
- \cdot VCC = 3.3 VDC
- Temperature = 25°C
- F_{RF} $_{XTA}$ = 32.000000 MHz +/- 1 ppm (TCXO)
- \cdot DFLL = 48 MHz
- \cdot BW = 125 kHz
- $SF = 12$
- $EC = 4/6$
- \cdot PER = 1%
- CRC = ENABLED
- Payload = 64 Bytes
- Preamble = 12 symbols
- Matched Impedance

Estimates for ACTIVE state of the SAML21 are derived using the CoreMark benchmarking algorithm, a 48 MHz DFLL clock and 3.3 VDC supply. These are intended to show a conservative estimate of power consumption. Results are related to CPU activity, clock speed and temperature and may be improved with optimization.

11.3.1 Method of Derivation

Combined specifications in this data sheet are derived from the published data sheets of the components. See Reference Documents [1] and [5]. For example, the *Line Current in TX Mode* entry for RFO_HF +13 dBm is 32.5 mA. This is calculated using the IDDT_L current in *LoRa Receiver Specification Table* 10 of [5] and the *Active Current Consumption Table* 46-7 of [1] for the operational conditions shown below.

Table 11-3. TRX TX Current Derivation

SAM R34/R35 Electrical Characteristics

Table 11-4. TRX RX Current Derivation

Table 11-5. CPU Current Derivation

Using the contributions above the total combined current consumption is calculated as follows:

- I_TOTAL_{TX} = IDDT_L + I_CPU = $28 + 4.5$ mA = 32.5 mA
- I_TOTAL_{RX} = IDDR_L + I_CPU = $10.3 + 4.5$ mA = 14.8 mA

11.3.2 Line Current in TX Mode

Table 11-6. Line Current in Tx Mode

11.3.3 Line Current in Receive Mode

Table 11-7. Line Current in Receive Mode

11.3.4 Line Current in Low-Power Modes

Table 11-8. Line Current in Low-Power Modes

1. Do Not Use CPU OFF mode. See 10. Microcontroller Interface for details.

11.3.5 Transmitter Output Power

Table 11-9. Transmitter Output Power in LoRa Mode

11.3.6 Transmitter Phase Noise

Table 11-10. Phase Noise

11.3.7 Receiver Sensitivity

Table 11-11. Receiver Sensitivity in LoRa Mode

Note: The above results are obtained with TCXO.

11.3.8 Blocking

Table 11-12. Blocking

11.3.9 Transmitter High Power Operation

To operate in the +20 dBm High-Power mode high voltage must be supplied to VDDANA. For some regions, additional EMI filtering may be needed at high power.

Table 11-13. High-Power Operational Parameters

12. SAM R34/R35 Package Information

12.1 Package Drawings

Figure 12-1. Package Drawings of SAM R34/R35

64-Lead Thin, Fine Pitch Ball Grid Array Package (7JX) - 6x6 mm Body [TFBGA]

Microchip Technology Drawing C04-443A Sheet 1 of 2

12.2 SAM R34/R35 Land Pattern

PCB layout pattern for SAM R34/R35 64-Pin BGA is shown below.

Figure 12-2. SAM R34/R35 Land Pattern

64-Lead Thin, Fine Pitch Ball Grid Array Package (7JX) - 6x6 mm Body [TFBGA]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging **Note:**

RECOMMENDED LAND PATTERN

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2433A

13. Best Practices for Designers

13.1 Introduction

This chapter outlines best practices for design and review of SAM R34/R35 designs. This chapter illustrates the recommended power supply connections, how to connect external analog references, programmer, debugger, oscillator, and crystal.

13.1.1 Electromagnetic Compliance

Best practices for RF designs are beyond the scope of this document. There are several good application notes listed in the Reference Documentation section. Actual results may vary because of system factors like enclosures, PCBA design, incidental resonant structures, co-existence with other RF energy sources, regulatory and regional requirements. The designer must balance these factors and verify with laboratory measurements. Testing emissions early in the design cycle is strongly encouraged. Typical best practices include 4-layer PCB construction, generous ground planes and stitching vias for noise suppression and counterpoise, separation of RF and digital ground-domains, controlled-impedance transmission lines and passive components rated for radio frequency operation. Baseband techniques include placing decoupling capacitors very close to the power pins and an RC-filter on the RESET pin; in addition, a pullup resistor on the SWCLK pin is critical for reliable operations.

13.1.2 Operation in Noisy Environment

If the device is operating in an environment with much electromagnetic noise, it must be protected from the noise to ensure reliable operation. In particular, placing decoupling capacitors very close to the power pins, a RC-filter on the RESET pin, and a pull-up resistor on the SWCLK pin is critical for reliable operations. It is also relevant to eliminate or attenuate noise in order to avoid that it reaches supply pins, I/O pins and crystals.

13.2 Power Supply

The SAM R34/R35 supports a single or dual power supply from 1.8 to 3.6 VDC. The same voltage must be applied to both VDDIN and VDDANA.

The internal voltage regulator has three different modes:

- Linear mode: this mode does not require any external inductor. This is the default mode when CPU and peripherals are running
- Low Power (LP) mode: This is the default mode used when the chip is in Standby mode
- Shutdown mode: When the chip is in Backup mode, the internal regulator is turned off

13.2.1 Power Supply Connections

The following figures show the recommended power supply connections for Switched/Linear mode, Linear mode only and with battery backup.

Figure 13-1. Power Supply Connection for Linear Mode Only

SAM R34/R35 Best Practices for Designers

Table 13-1. Power Supply Connections, V_{DDCORE} or V_{SW} From Internal Regulator

1. These values are only given as a typical example.

2. Decoupling capacitors should be placed close to the device for each supply pin pair in the signal group, low ESR capacitors should be used for better decoupling.

3. An inductor should be added between the external power and the V_{DD} for power filtering.

4. A ferrite bead has better filtering performance compared to standard inductor at high frequencies. A ferrite bead can be added between the main power supply (V_{DD}) and V_{DDANA} to prevent digital noise from entering the analog power domain. The bead should provide enough impedance (e.g. 50Ω at 20MHz and 220Ω at 100MHz) to separate the digital and analog power domains. Make sure to select a ferrite bead designed for filtering applications with a low DC resistance to avoid a large voltage drop across the ferrite bead.

13.3 External Reset Circuit

The external Reset circuit is connected to the RESET pin when the external Reset function is used. The circuit is not necessary when the RESET pin is not driven LOW externally by the application circuitry.

The reset switch can also be removed, if a manual reset is not desired. The RESET pin itself has an internal pull-up resistor, hence it is optional to add any external pull-up resistor.

A pull-up resistor makes sure that the reset does not go low and unintentionally causing a device reset. An additional resistor has been added in series with the switch to safely discharge the filtering capacitor, i.e. preventing a current surge when shorting the filtering capacitor which again can cause a noise spike that can have a negative effect on the system.

1. These values are only given as a typical example.

2. The SAM R34/R35 features an internal pull-up resistor on the RESET pin, hence an external pull up is optional.

13.4 Unused or Unconnected Pins

For unused pins, the default state of the pins will give the lowest current leakage. Thus, there is no need to do any configuration of the unused pins in order to lower the power consumption.

13.5 Clocks and Crystal Oscillators

The SAM R34/R35 can be run from internal or external clock sources, or a mix of internal and external sources. An example of usage can be to use the internal 16MHz oscillator as source for the system clock and an external 32.768kHz watch crystal as clock source for the Real-Time counter (RTC).

13.5.1 External Clock Source

Figure 13-4. External Clock Source Schematic

Table 13-3. External Clock Source Connections

13.5.2 Crystal Oscillator

Figure 13-5. Crystal Oscillator Schematic

The crystal should be located as close to the device as possible. Long signal lines may cause too high of a load to operate the crystal, and cause crosstalk to other parts of the system.

Table 13-4. Crystal Oscillator Checklist

Signal Name	Recommended Pin Connection	Description
XIN	Load capacitor $15pF^{(1)(2)}$	External crystal between 0.4 to 32MHz
XOUT	Load capacitor $15pF^{(1)(2)}$	

- 1. These values are only given as a typical example.
- 2. The capacitors should be placed close to the device for each supply pin pair in the signal group.

13.5.3 External Real Time Oscillator

The low frequency crystal oscillator is optimized for use with a 32.768kHz watch crystal. When selecting crystals, load capacitance and the crystal's Equivalent Series Resistance (ESR) must be taken into consideration. Both values are specified by the crystal vendor.

SAM R34/R35 oscillator is optimized for very low power consumption, hence close attention should be made when selecting crystals.

The typical parasitic load capacitance values are available in the Electrical Characteristics section. This capacitance and PCB capacitance can allow using a crystal inferior to 12.5pF load capacitance without external capacitors as shown in Figure 13-6.

Figure 13-6. External Real Time Oscillator without Load Capacitor

To improve accuracy and Safety Factor, the crystal datasheet can recommend adding external capacitors as shown in Figure 13-7.

To find suitable load capacitance for a 32.768kHz crystal, consult the crystal datasheet.

Figure 13-7. External Real Time Oscillator with Load Capacitor

Table 13-5. External Real Time Oscillator Checklist

1. These values are only given as typical examples.

2. The capacitors should be placed close to the device for each supply pin pair in the signal group.

Note: In order to minimize the cycle-to-cycle jitter of the external oscillator, keep the neighboring pins as steady as possible. For neighboring pin details, refer to the Oscillator Pinout section.

13.5.4 Calculating the Correct Crystal Decoupling Capacitor

The model shown in Figure 13-8 can be used to calculate correct load capacitor for a given crystal. This model includes internal capacitors C_{Ln} , external parasitic capacitance C_{ELn} and external load capacitance C_{Pn} .

Using this model the total capacitive load for the crystal can be calculated as shown in the equation below:

$$
\sum C_{\text{tot}} = \frac{(C_{L1} + C_{P1} + C_{\text{EL1}})(C_{L2} + C_{P2} + C_{\text{EL2}})}{C_{L1} + C_{P1} + C_{\text{EL1}} + C_{L2} + C_{P2} + C_{\text{EL2}}}
$$

where C_{tot} is the total load capacitance seen by the crystal. This value should be equal to the load capacitance value found in the crystal manufacturer datasheet.

The parasitic capacitance C_{ELn} can in most applications be disregarded as these are usually very small. If accounted for, these values are dependent on the PCB material and PCB layout.

For some crystal the internal capacitive load provided by the device itself can be enough. To calculate the total load capacitance in this case. C_{ELn} and C_{Pn} are both zero, C_{L1} = C_{L2} = C_L, and the equation reduces to the following:

$$
\sum C_{\rm tot} = \frac{C_L}{2}
$$

See the related links for equivalent internal pin capacitance values.

13.6 Programming and Debug Ports

For programming and/or debugging the SAM R34/R35, the device should be connected using the Serial Wire Debug, SWD, interface. Currently the SWD interface is supported by several Microchip and third party programmers and debuggers, like the Atmel-ICE, SAM-ICE™ or SAM R34/R35 Xplained Pro (SAM R34/R35 evaluation kit) Embedded Debugger.

Refer to the Atmel-ICE, SAM-ICE or SAM R34/R35 Xplained Pro user guides for details on debugging and programming connections and options. For connecting to any other programming or debugging tool, refer to that specific programmer or debugger's user guide.

© 2019 Microchip Technology Inc. **Datasheet** DS70005356C-page 52

The SAM R34/R35 Xplained Pro evaluation board supports programming and debugging through the onboard embedded debugger, so no external programmer or debugger is needed.

Note: A pull-up resistor on the SWCLK pin is critical for reliable operation. Refer to related link for more information.

Figure 13-9. SWCLK Circuit Connections

Table 13-6. SWCLK Circuit Connections

13.6.1 Cortex Debug Connector (10-pin)

For debuggers and/or programmers that support the Cortex Debug Connector (10-pin) interface, the signals should be connected as shown in following figure. The signal details are described in the following table.

Figure 13-10. Cortex Debug Connector (10-pin)

Table 13-7. Cortex Debug Connector (10-pin)

Header Signal Name	Description
SWCLK	Serial wire clock pin
SWDIO	Serial wire bidirectional data pin
RESET	Target device reset pin, active low
VTref	Target voltage sense, should be connected to the device V_{DD}
GND	Ground

13.6.2 10-pin JTAGICE3 Compatible Serial Wire Debug Interface

The JTAGICE3 debugger and programmer does not support the Cortex Debug Connector (10-pin) directly, hence a special pinout is needed to directly connect the SAM R34/R35 to the JTAGICE3, alternatively one can use the JTAGICE3 squid cable and manually match the signals between the JTAGICE3 and SAM R34/R35. Figure 13-11 describes how to connect a 10-pin header that support connecting the JTAGICE3 directly to the SAM R34/R35 without the need for a squid cable. This can also be used for the Atmel-ICE AVR connector port.

The JTAGICE3 squid cable or the JTACICE3 50mil cable can be used to connect the JTAGICE3 programmer and debugger to the SAM R34/R35. Figure 13-11 illustrates the correct pinout for the JTAGICE3 50 mil, and details are given in Table 13-8.

Table 13-8. 10-pin JTAGICE3 Compatible Serial Wire Debug Interface

13.6.3 20-pin IDC JTAG Connector

For debuggers and/or programmers that support the 20-pin IDC JTAG Connector, e.g. the SAM-ICE, the signals should be connected as shown in Figure 13-12 with details described in Table 13-9.

Figure 13-12. 20-pin IDC JTAG Connector

14. Reference Documentation

The following documents can be used for further study:

- 1. SAM L21 Family Data Sheet ([DS60001477\)](http://www.microchip.com/60001477)
- 2. Atmel AVR2067: Crystal Characterization for AVR RF Application Note ([42068A](http://ww1.microchip.com/downloads/en/appnotes/atmel-42068-crystal-characterization-for-avr-rf_application-note_avr2067.pdf))
- 3. Atmel AT02865: RF Layout with Microstrip Application Note ([42131B](http://ww1.microchip.com/downloads/en/appnotes/atmel-42131-rf-layout-with-microstrip_application-note_at02865.pdf))
- 4. Atmel AT11309: Advanced RF Layout with Altium Application Note ([42478A\)](http://ww1.microchip.com/downloads/en/appnotes/atmel-42478-advanced-rf-layout-with-altium_applicationnote_at11309.pdf)
- 5. Semtech SX1276/77/78/79 Low Power Long Range Transceiver [Datasheet](https://www.semtech.com/uploads/documents/DS_SX1276-7-8-9_W_APP_V6.pdf)
- 6. SAM R34 Chip-down Design Package [\(ATSAMR34J18\)](https://www.microchip.com/wwwproducts/en/ATSAMR34J18)
- 7. SAM R34/R35 Errata Sheet (DS80000834)

Note: This document describes synergistic features unique to the combined chip-set in LoRa applications. Reiteration of individual component details would be redundant and is best left to the primary data sheets. The reader is encouraged to review the primary documents listed above for up-todate technical details and errata.

15. Document Revision History

Table 15-1. Document Revision History

The Microchip Web Site

Microchip provides online support via our web site at [http://www.microchip.com/.](http://www.microchip.com/) This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at [http://www.microchip.com/.](http://www.microchip.com/) Under "Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-4499-2

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Worldwide Sales and Service

Tel: 905-695-1980 Fax: 905-695-2078