3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

IDT71V016SA

Features

- 64K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
 - Commercial: 10/12/15/20ns
 - Industrial: 10/12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 3.3V power supply
- Available in 44-pin Plastic SOJ, 44-pin TSOP, and 48-Ball Plastic FBGA packages


Description

The IDT71V016 is a 1,048,576-bit high-speed Static RAM organized as $64K \times 16$. It is fabricated using high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71V016 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V016 are LVTTL compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V016 is packaged in a JEDEC standard 44-pin Plastic SOJ, a 44-pin TSOP Type II, and a 48-ball plastic 7 x 7 mm FBGA.


Functional Block Diagram



3834 drw 01

AUGUST 2013

Pin Configurations



2 4 5 6 1 3 BLE ŌĒ A₀ A₁ **A**2 NC В I/O8 BHE CS I/O₀ Аз **A**4 С I/O9 I/O₁₀ I/O₁ I/O₂ **A**6 **A**5 D Vss I/O₁₁ NC **A**7 I/O₃ V_{DD} NC Ε I/O₁₂ NC I/O₄ V_{DD} Vss F I/O₁₄ I/O₁₃ I/O₅ I/O₆ A14 **A**15 $\overline{\text{WE}}$ I/O₁₅ G NC **A**13 I/O7 NC Н **A**9 NC A٥ **A**10 **A**11

> FBGA (BF48-1) Top View

Pin Description

SOJ/TSOP Top View

Truth Table(1)

CS	ŌĒ	WE	BLE	BHE	I/O ₀ -I/O ₇	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected – Standby
L	L	н	L	Н	DATAout	High-Z	Low Byte Read
L	L	н	Η	L	High-Z	DATAout	High Byte Read
L	L	Н	L	L	DATAout	DATAout	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

1. $H = V_{IH}, L = V_{IL}, X = Don't care.$

3834 tbl 02

3834 tbl 02a

Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit
VDD	Supply Voltage Relative to Vss	-0.5 to +4.6	V
VIN, VOUT	Terminal Voltage Relative to Vss	-0.5 to VDD+0.5	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.25	W
Іоит	DC Output Current	50	mA

NOTE: 3834 tbl 03

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	6	pF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

 $1. \quad This \, parameter \, is \, guaranteed \, by \, device \, characterization, \, but \, not \, production \, tested.$

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	VDD
Commercial	0°C to +70°C	0V	See Below
Industrial	-40°C to +85°C	0V	See Below

3834 tbl 04

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{DD} ⁽¹⁾	Supply Voltage	3.15	3.3	3.6	٧
V _{DD} ⁽²⁾	Supply Voltage	3.0	3.3	3.6	٧
Vss	Ground	0	0	0	٧
ViH	Input High Voltage	2.0		VDD+0.3 ⁽³⁾	٧
VIL	Input Low Voltage	-0.3 ⁽⁴⁾		0.8	٧

3834 tbl 05

NOTES:

- 1. For 71V016SA10 only.
- 2. For all speed grades except 71V016SA10.
- 3. VIH (max.) = VDD+2V for pulse width less than 5ns, once per cycle.
- 4. VIL (min.) = -2V for pulse width less than 5ns, once per cycle.

DC Electrical Characteristics

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

			IDT71V		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
ILI	Input Leakage Current	VDD = Max., VIN = Vss to VDD	_	5	μΑ
ILO	Output Leakage Current	VDD = Max., $\overline{\text{CS}}$ = VIH, VOUT = VSS to VDD		5	μΑ
Vol	Output Low Voltage	IOL = 8mA, VDD = Min.		0.4	٧
Vон	Output High Voltage	IOH = -4mA, $VDD = Min$.	2.4		V

3834 tbl 06

3834 tbl 07

DC Electrical Characteristics (1,2)

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

	Parameter		71V01	6SA10	71V01	6SA12	71V01	6SA15	71V01	6SA20	
Symbol			Com'l	Ind'I	Com'l	Ind'l	Com'l	Ind'l	Com'l	Ind'l	Unit
lcc	$\begin{array}{c} \text{Icc} & \frac{\text{Dynamic Operating Current}}{\overline{\text{CS}}} \leq \text{VLc, Outputs Open, VDD} = \text{Max., f} = \text{fmax}^{(3)} \end{array}$		160	170	150	160	130	130	120	120	mA
			65		60	-	55	-	50		
Isb	Dynamic Standby Power Supply Current $\overline{CS} \geq \text{VHc, Outputs Open, Vdd} = \text{Max., f} = \text{fmax}^{(3)}$		45	50	40	45	35	35	30	30	mA
ISB1	Full Standby Power Supply Current (static) $\overline{CS} \ge V_{HC}, \text{ Outputs Open, } V_{DD} = \text{Max., } f = 0^{(3)}$		10	10	10	10	10	10	10	10	mA

NOTES

3834 tbl 08

- 1. All values are maximum guaranteed values.
- 2. All inputs switch between 0.2V (Low) and VDD 0.2V (High).
- 3. $f_{MAX} = 1/t_{RC}$ (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.
- 4. Typical values are based on characterization data for H step only measured at 3.3V, 25°C and with equal read and write cycles.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1, 2 and 3

3834 tbl 09

AC Test Loads



Figure 1. AC Test Load

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Output Capacitive Derating


3834 drw 06

AC Electrical Characteristics (VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

		71V016SA10		71V016SA12		71V016SA15		71V016SA20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLI	=									
trc	Read Cycle Time	10		12		15		20		ns
taa	Address Access Time		10		12		15		20	ns
tacs	Chip Select Access Time		10		12		15		20	ns
tcLz ⁽¹⁾	Chip Select Low to Output in Low-Z	4		4		5		5		ns
tcHZ ⁽¹⁾	Chip Select High to Output in High-Z		5		6		6		8	ns
toe	Output Enable Low to Output Valid		5		6		7		8	ns
toLz ⁽¹⁾	Output Enable Low to Output in Low-Z	0		0	_	0		0		ns
tonz ⁽¹⁾	Output Enable High to Output in High-Z		5		6		6		8	ns
toн	Output Hold from Address Change	4	_	4	_	4	_	4	_	ns
tBE	Byte Enable Low to Output Valid	_	5	_	6	_	7		8	ns
tBLZ ⁽¹⁾	Byte Enable Low to Output in Low-Z	0	_	0		0		0		ns
tBHZ ⁽¹⁾	Byte Enable High to Output in High-Z		5		6		6		8	ns
WRITE CYCL	E									
twc	Write Cycle Time	10		12	_	15		20		ns
taw	Address Valid to End of Write	7		8		10		12		ns
tcw	Chip Select Low to End of Write	7		8		10		12		ns
tвw	Byte Enable Low to End of Write	7		8		10		12		ns
tas	Address Set-up Time	0		0		0		0		ns
twr	Address Hold from End of Write	0		0	_	0		0		ns
twp	Write Pulse Width	7		8		10		12		ns
tow	Data Valid to End of Write	5		6		7		9		ns
tDH	Data Hold Time	0		0		0		0		ns
tow ⁽¹⁾	Write Enable High to Output in Low-Z	3	_	3	_	3	_	3		ns
twHz ⁽¹⁾	Write Enable Low to Output in High-Z		5		6		6		8	ns

NOTE: 3834 tbl 10

Timing Waveform of Read Cycle No. 1(1,2,3)




NOTES:

- 1. $\overline{\text{WE}}$ is HIGH for Read Cycle.
- Device is continuously selected, \overline{CS} is LOW.
- \overline{OE} , \overline{BHE} , and \overline{BLE} are LOW.

^{1.} This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.


Timing Waveform of Read Cycle No. 2(1)



NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tAA is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- 2. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twhz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CSLOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)




Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)(1,4)



NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- 2. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the $\overline{\text{CS}}$ LOW or $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Ordering Information



^{**} This package not available in 10ns Industrial temperature range.

Datasheet Document History

01/07/00		Updated to new format
	Pg. 1, 3, 5, 8	Added Industrial Temperature range offerings
	Pg. 2	Numbered I/Os and address pins on FBGA Top View
	Pg. 6	Revised footnotes on Write Cycle No. 1 diagram
	Pg. 7	Revised footnotes on Write Cycle No. 2 and No. 3 diagrams
	Pg. 9	Added Datasheet Document History
08/30/00	Pg. 3	Tighten ICC and ISB.
	Pg. 5	Tighten tclz, tcHz, toHz, tBHz and tWHz
08/22/01	Pg. 8	Removed footnote "available in 15ns and 20ns only"
06/20/02	Pg. 8	Added tape and reel field to ordering information
01/30/04	Pg. 8	Added "Restricted hazardous substance device" to ordering information.
09/27/06	Pg. 8	Corrected ordering information, changed position of I and G.
02/14/07	Pg.8	Added H step generation to data sheet ordering information.
06/26/07	Pg.3	Changed typical parameters for ICC, DC electrical characteristics table.
10/13/08	Pg.8	Removed "IDT" from orderable part number
10/11/11	Pg.1,8	Updated datasheet with removal of Obsolete HSA part number.
08/13/13	Pg.1,3,5,8	Added 10ns for Industrial Temperature range offerings.



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775

284-8200 408-284-4532 08-284-2775

for Tech Support:

sramhelp@idt.com

www.idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.