

600V GaN FET TO-220 Series

Description

The TPH3202P Series 600V, $290m\Omega$ Gallium Nitride (GaN) FETs are normally-off devices. They combine state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.


Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

Related Literature

- ANOOO9: Recommended External Circuitry for GaN FETs
- ANOOO3: Printed Circuit Board Layout and Probing
- ANOO10: Paralleling GaN FETs

Product Series and Ordering Information

Part Number	Package	Package Configuration
TPH3202PD	3 Lead TO-220	Drain
TPH3202PS	3 Lead TO-220	Source



Cascode Device Structure

Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- · Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications			
V _{DSS} (V)	600		
V _{(TR)DSS} (V)	750		
$R_{DS(on)eff}(m\Omega)$ max*	350		
Q _{RR} (nC) typ	29		
Q _G (nC) typ	6.2		

^{*} Dynamic on-resistance; see Figures 19 and 20

Cascode Schematic Symbol

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Parame	ter	Limit Value	Unit
V _{DSS}	Drain to source voltage (T _J = -5	55°C to 175°C)	600	
V _{(TR)DSS}	Transient drain to source volta	ge ª	750	V
V _{GSS}	Gate to source voltage		±18	
P _D	Maximum power dissipation @	Tc=25°C	65	W
1	Continuous drain current @Tc=	:25°C b	9	А
I _D	Continuous drain current @T _C =	Continuous drain current @T _C =100°C b		А
I _{DM}	Pulsed drain current (pulse wid	dth: 10µs)	35	А
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive °		1200	A/µs
(di/dt) _{RDMT}	Reverse diode di/dt, transient	d	2300	A/µs
Tc	Operating temperature	Case	-55 to +150	°C
TJ	Operating temperature	Junction	-55 to +175	°C
T _S	Storage temperature		-55 to +150	°C
T _{SOLD}	Soldering peak temperature e		260	°C


Notes:


- a. In off-state, spike duty cycle D<0.01, spike duration $<1\mu$ s
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Continuous switching operation
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	Parameter	Typical	Unit
R _{OJC}	Junction-to-case	2.3	°C/W
R _{OJA}	Junction-to-ambient	62	°C/W

Circuit Implementation





Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (0V, 8-10V) with $R_{G(tot)} = 25\Omega$, where $R_{G(tot)} = R_G + R_{DRIVER}$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC _{DCL}) ^a	Recommended Switching Node RC Snubber (RC _{SN}) ^{b, c}
MMZ1608Y600B	10nF + 8Ω	15pF + 22Ω

Notes:

- a. RC_{DCL} should be placed as close as possible to the drain pin
- b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)
- c. I_{RDM} values can be increased by increasing R_{G} and C_{SN}

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter		Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{(BL)DSS}$	Drain-source voltage	600	_	_	V	V _{GS} =0V	
$V_{GS(th)}$	Gate threshold voltage	1.6	2	2.5	V	V _{DS} =V _{GS} , I _D =250μA	
D	Drain-source on-resistance a	_	290	350		V _{GS} =8V, I _D =5.5A	
R _{DS(on)eff}	Diam-source off-resistance	_	670	_	- mΩ	V _{GS} =8V, I _D =5.5A, T _J =175°C	
I _{DSS}	Drain to course leakage current	_	2.5	30		V _{DS} =600V, V _{GS} =0V	
IDSS	Drain-to-source leakage current	_	8	_	μA	V _{DS} =600V, V _{GS} =0V, T _J =150°C	
1	Gate-to-source forward leakage current	_	_	100	nA	V _{GS} =18V	
I_{GSS}	Gate-to-source reverse leakage current	_	_	-100	TIA .	V _{GS} =-18V	
C _{ISS}	Input capacitance	_	760	_			
Coss	Output capacitance	_	28	_	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
C _{RSS}	Reverse transfer capacitance	_	3.6	_			
$C_{O(er)}$	Output capacitance, energy related b	_	40	_	pF	V _{GS} =0V, V _{DS} =0V to 400V	
C _{O(tr)}	Output capacitance, time related °	_	63	_	μΓ		
Q _G	Total gate charge	_	6.2	9.3			
Q _{GS}	Gate-source charge	_	2.1	_	nC	V_{DS} =100V a, V_{GS} =0V to 8V, I_{D} =5.5A	
Q _{GD}	Gate-drain charge	_	2.2	_			
Qoss	Output charge	_	25.3	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	6.2	_			
t _R	Rise time	_	4.5	_		V _{DS} =400V, V _{GS} =0V to 10V,	
t _{D(off)}	Turn-off delay	_	9.7	_	ns	I_D =5.5A, R_G =22 Ω	
t _F	Fall time	_	5	_	1		

Notes:

a. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V

c. Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
Reverse Dev	Reverse Device Characteristics							
Is	Reverse current	_	_	6	А	V _{GS} =0V, T _C =100°C, ≤25% duty cycle		
		_	2.9	_		V _{GS} =0V, I _S =6A		
V_{SD}	Reverse voltage ^a	_	4.8	_	V	V _{GS} =0V, I _S =6A, T _J =175°C		
		_	2.2	_		V _{GS} =0V, I _S =3A		
t _{RR}	Reverse recovery time	_	11.5	_	ns	I _S =5.5A, V _{DD} =480V,		
Q_{RR}	Reverse recovery charge	_	29	_	nC	di/dt=1500A/µs		
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive b	_	_	1200	A/µs			
I _{RDMC1}	Reverse diode switching current, repetitive (dc) ^{c, e}	8 A		Circuit implementation and parameters on page 3				
I _{RDMC2}	Reverse diode switching current, repetitive (ac) c, e	_	_	10	А	Circuit implementation and parameters on page 3		
(di/dt) _{RDMT}	Reverse diode di/dt, transient d	_	_	2300	A/µs			
I _{RDMT}	Reverse diode switching current, transient d,e	_	_	13	А	Circuit implementation and parameters on page 3		

Notes:

tph3202p.3

- a. Includes dynamic $R_{DS(on)}$ effect
- b. Continuous switching operation
- c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. $\;\;$ I_{RDM} values can be increased by increasing R_{G} and C_{SN} on page 3

5

Typical Characteristics (T_C =25 $^{\circ}$ C unless otherwise stated)




Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}




Figure 2. Typical Output Characteristics T_J =175 ° C

Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics V_{DS} =10V, parameter: T_J





Figure 4. Normalized On-resistance $$I_D=6A,\,V_{GS}=8V$$

Typical Characteristics (T_C =25 $^{\circ}$ C unless otherwise stated)







Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz

Figure 6. Typical Coss Stored Energy






Figure 7. Typical Qoss

Figure 8. Typical Gate Charge I_{DS} =6A, V_{DS} =400V

Typical Characteristics (T_C=25 °C unless otherwise stated)




Figure 9. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ parameter {:} \ T_J$




Figure 10. Current Derating
Pulse width ≤100µs




Figure 11. Safe Operating Area Tc=25°C (calculated based on thermal limit)





Figure 12. Safe Operating Area T_c=80 °C (calculated based on thermal limit)

Typical Characteristics (T_C=25 °C unless otherwise stated)






Figure 13. Transient Thermal Resistance

Figure 14. Power Dissipation

Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Switching Time Waveform




Figure 17. Diode Characteristics Test Circuit




Figure 18. Diode Recovery Waveform




Figure 19. Dynamic $R_{DS(on)eff}$ Test Circuit




Figure 20. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

GaN Design Resources


The complete technical library of GaN design tools can be found at transphormusa.com/design:


- Reference designs
- Evaluation kits
- Application notes
- · Design guides
- Simulation models
- Technical papers and presentations


Mechanical

3 Lead TO-220 (PD) Package

Pin 1: Gate; Pin 2: Source; Pin 3: Drain, Tab: Drain







	MILLIMETERS			INCHES		
SYMBOL	MINIMUM	NOMINAL	MUMIXAM	MINIMUM	NOMINAL	MAXIMUM
Α	3.56	4.45	4.83	0.140	0.175	0.190
A1	0.51	1.27	1.40	0.020	0.050	0.055
A2	2.03	-	2.92	0.080	,	0.115
ь	0.38	-	1.01	0.015	1 -	0.040
ь1	0.38	-	0.97	0.015	-	0.038
b2	1.14	-	1.78	0.045	· .	0.070
ь3	1.14	1.27	1.73	0.045	0.050	0.068
C	0.38	-	0.61	0.014		0.024
c1	0.36	0.38	0.58	0.014	0.015	0.022
D	14.22	1 T	16.51	0.580	-	0.650
D1	8.38	8.64	9.02	0.330	0.340	0.355
D2	11.68		12.88	0.480		0.507
E	9.65	10.19	10.87	0.380	0.401	0.420
E1	6.86	-	8.89	0.270	-	0.350
E2	-	-	0.76	-	- E	0.030
		2.54 BSC			0.100 BS	C
e1		5.08 BSC	,		0.200 BS	C
H1	5.84	6.30	6.88	0.230	0.248	0.270
L	12.70	14.05	14.73	0.500	0.553	0.580
L1	-	-	6.35	-		0.250
₫₽	3.54	3.84	4.08	0.139	0.151	0.181
0	2.54	1-1	3.42	0.100	-	0.135

NOTES:


ัอ

- 1. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 MM (0.005") PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREME OF THE PLASTIC BODY.
- 2. DIMENSIONS E2 & H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- 3. OUTLINE CONFORMS TO JEDEC TO-220AB.

Mechanical

3 Lead TO-220 (PS) Package

Pin 1: Gate; Pin 2: Source; Pin 3: Drain, Tab: Source



Revision History

Version	Date	Change(s)
0	11/14/2016	Release P series datasheet
1	12/12/2016	Updated dynamic measurement verbiage
2	11/2/2017	Updated package drawing, Figures 11 & 12 (pg 7), CV data to 400V values, effective on-resistance symbol to R _{DS(on)eff} to adhere to new JEDEC standards; Added switching current values (pg 2), Circuit Implementation (pg 3), Q _{OSS} value (pg 4), Figures 7 & 8 (pg 6)
3	3/27/2018	Discontinued