

# **High Performance Dual Channel Current Mode Controller with ENABLE**

**Description**

The CS3865C is a high performance, fixed frequency, dual current mode controller. It is used in Off-Line and DC to DC converter applications and require a minimum number of external components. This integrated circuit features a unique oscillator for precise duty cycle limit and frequency control, a temperature compensated reference, two high gain error amplifiers, two current sensing comparators, and two high current totem pole outputs ideally suited

#### for driving power MOSFETs. One of the outputs  $V_{\text{OUT}_2}$  is switchable via the  $ENABLE<sub>2</sub>$  pin.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, and a latch for single pulse metering of each output.

The CS3865C has a 14V start voltage and is pin compatible with the MC34065H.





**Features**

- **Oscillator has Precise Duty Cycle Limit and Frequency Control**
- **500kHz Current Mode Operation**
- **Automatic Feed Forward Compensation**
- **Separate Latching PWMs for Cycle-By-Cycle Current Limiting**
- **Internally Trimmed Reference with Undervoltage Lockout**
- **Switchable Second Output**
- **Two High Current Totem Pole Outputs**
- **Input Undervoltage Lockout with Hysteresis**
- **Low Start-Up and Operating Current**

# **Package Options**

## **16L PDIP & SO Wide**



ON Semiconductor 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885–3600 Fax: (401)885–5786 N. American Technical Support: 800-282-9855 Web Site: www.cherry–semi.com

# **Absolute Maximum Ratings**



#### **Electrical Characteristics: VCC = 15V, RT = 8.2k**Ω**, CT = 3.3nF, for typical values TA=25°C, for min/max values T<sup>A</sup> is the operating ambient temperature range that applies [Note 3].**





Note 1: Maximum package power dissipation limits must be observed. Note 3: Adjust  $V_{CC}$  above the Start-Up threshold before setting to 15V. Note 4: This parameter is measured at latch trip point with  $V_{FB}$ =0V.

Note 5: Comparator gain is defined as:

 $A_V =$ ∆V Current Sense Note 6: These parameters are guaranteed by design but not 100% tested in production.

**CS3865C**

Note 7: Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible:  $\rm T_{\rm low}$  =0°C ;  $\rm T_{\rm high}$  =+70°C ∆V Compensation  $T_{\text{high}}$ =+70°C



**Typical Performance Characteristics** 



**Error Amp Open-Loop Gain & Phase vs. Frequency**









#### **Typical Performance Characteristics: continued**







120 SHORT CIRCUIT CURRENT (mA) SHORT CIRCUIT CURRENT (mA) I<sub>SC</sub>, REFERENCE ISC, REFERENCE 100 80  $60\frac{L}{55}$ -55 -25 0 25 50 75 100 125 T<sub>A</sub>, AMBIENT TEMPERATURE (°C) **Output Saturation Voltage vs. Load Current Supply Current vs. Supply Voltage CS3865C**



#### **Operating Description**

The CS3865C is a high performance, fixed frequency, dual channel current mode PWM controller specifically designed for off-line and DC to DC converter applications. It offers the designer a cost effective solution with minimal external components where independent regulation of two power converters is required. Each channel contains a high gain error amplifier, current sensing comparator, pulse width modulator latch, and totem pole output driver. The oscillator, reference, and undervoltage lockout circuits are common to both channels.

#### **Oscillator**

The oscillator uses precise frequency and duty cycle control. The frequency is programmed by the values  $R<sub>T</sub>$  and  $C_T$ . Capacitor,  $C_T$ , is charged and discharged by an equal magnitude internal current source and sink, generating a symmetrical 50 percent duty cycle waveform at  $C_T$ . The oscillator peak and valley thresholds are 3.5V and 1.6V respectively. The source/sink current magnitude is controlled by resistor  $R_T$ . For proper operation over temperature range, its value should be between  $4.0$ kΩ and  $16$ kΩ.

As  $C_T$  charges and discharges, an internal blanking pulse is generated that alternately drives the inputs of the upper and lower NOR gates high. This, in conjunction with a precise amount of delay time introduced into each channel, produces well defined non-overlapping output duty cycles. The second output,  $\rm V_{OUT_2}$  is enabled while  $\rm C_T$  is

charging, and the primary is enabled during the discharge. Even at 500kHz, each output is capable of approximately 44% duty cycle, making this controller suitable for high frequency power conversion applications.

In many noise sensitive applications, it may be necessary to synchronize the converter with an external system clock. This can be accomplished by applying an external clock signal. For reliable synchronization, the oscillator frequency should be set about 10% slower than the clock frequency. The rising edge of the clock signal applied to SYNC, terminates  $C_T$ 's charging and  $V_{OUT_2}$ 's conduction. By tailoring the clock waveform symmetry, accurate duty cycle clamping of either output can be achieved.

#### **Error Amplifier**

Each channel contains a fully-compensated error amplifier. The output and inverting input nodes are accessible. The amplifier features a typical dc voltage gain of 100 dB, and a unity gain bandwidth of 1.0 MHz with 71 degrees of phase margin. The non-inverting input is internally biased at 2.5V. The converter output voltage is typically divided down and monitored by the inverting input through a resistor divider. The maximum input bias current is -1.0µA which will cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider resistance.

The error amp is compensated externally thru the  $V_{FB}$  and COMP pins. Its output voltage is offset by two diode drops  $(\approx 1.4V)$  and divided by three before it connects to the inverting input of the current sense comparator. This guarantees that both outputs are disabled when the error amplifier output is at its lowest state which occurs when the power supply is operating at light or no-load conditions, or at the beginning of a soft-start interval.

The minimum allowable error amplifier feedback resistance is limited by the amplifier's source current capability (0.5 mA) and the output voltage ( $V_{OH}$ ) required to reach the current sense comparator 0.5V clamp level with the error amplifier inverting input at ground. This condition happens during initial system start up or when the sensed output is shorted:

$$
R_{F(min)} \approx \frac{3 \times 0.5V + 1.4V}{0.5mA} = 5800\Omega
$$

#### **Current Sense Comparator and PWM Latch**

The CS3865C operates as a current mode controller. Output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the error amplifier output. Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The current sense comparator-PWM Latch combination ensures that only a single pulse appears at the drive output  $(V_{OUT})$  during any given oscillator cycle. The current is converted to a voltage by connecting a sense resistor R<sub>Sense</sub> in series with the source of output switch Q1 and ground. This voltage is monitored through the Sense<sub>1,2</sub> pins and compared to a voltage derived from the error amp output. The peak current under normal operating conditions is controlled by the voltage at COMP where:

$$
I_{pk} = \frac{V(COMP) - 1.4V}{3R_{\text{Sense}}}
$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage is too high. Under these conditions, the current sense comparator threshold will be internally clamped to 0.5V. Therefore the maximum peak switch current is:

$$
I_{pk(max)} = \frac{0.5V}{R_{Sense}}
$$

Erratic operation due to noise pickup can result if there is an excessive reduction of the Ipk (max) clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. The addition of an  $R<sub>C</sub>$  filter on the current sense input reduces this spike to an acceptable level.

#### **Undervoltage Lockout**

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stages are enabled. Power supply terminal  $(V_{CC})$  and the reference output ( $V_{REF}$ ) are monitored by separate comparator. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The upper and lower thresholds of the  $V_{CC}$ comparator are 14V and 10V respectively.

The  $V_{REF}$  comparator disables the drive outputs until the internal circuitry is functional. This comparator has upper and lower thresholds of 3.6V and 3.4V. A 17V zener is connected as a shunt regulator from  $V_{CC}$  to ground to protect the IC and power MOSFET gate from excessive voltage. The guaranteed minimum operating voltage after turn-on is 11V.

#### **Outputs and Power Ground**

Each channel contains a single totem-pole output stage that is specifically designed for direct drive of power MOSFET's. The outputs have up to  $\pm 1.0$ A peak current capability and have a typical rise and fall time of 28 ns with a 1.0nF load. Internal circuitry has been added to keep the outputs in active pull-down mode whenever an undervoltage lockout is active, eliminating the need for an external pull-down resistor.

Although the outputs are optimized for MOSFET's, they can easily supply the negative base current required by bipolar NPN transistors for enhanced turn-off. Since the outputs do not contain internal current limits an external series resistor will be required to prevent the peak output current from exceeding the ±1.0A maximum rating. The sink saturation ( $V_{\text{OL}}$ ) is less than 0.4V at 100mA.

A separate ground pin, Pwr Gnd, is provided. Properly implemented, will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes important when the  $I_{pk(max)}$  clamp level is reduced.

#### **ENABLE<sup>2</sup>**

This input is used to switch  $V_{\text{OUT}_2}$ .  $V_{\text{OUT}_1}$  is used to control circuitry that runs continuously, e.g. volatile memory, the system clock, or a remote controlled receiver.  $V_{\text{OUT}_2}$  output can control the high power circuitry that is turned off when not needed.

#### **Voltage Reference**

The 5.0V bandgap reference is trimmed to  $\pm 2.0\%$  tolerance. The reference has short circuit protection and is capable of sourcing 30mA for powering any additional external circuitry.

High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the current sense and voltage feed-back inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit board layout should contain a ground plane with low current signal and high current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1µF) connected directly to  $V_{CC}$  and  $V_{REF}$  may be required to improve noise filtering. They provide a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs. The error amp compensation circuitry and the converter output voltage-divider should be located close to the IC and as far as possible from the power switch and other noise generating components.

**CS3865C**

CS3865C



# **CS3865C**

# **Package Specification**

## **PACKAGE DIMENSIONS IN mm (INCHES)**









**Ordering Information**



ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor reserves the right to make changes without further notice to any products herein. For additional information and the latest available information, please contact your local ON Semiconductor representative.