### <span id="page-0-0"></span>**General Description**

The MAX77860 is a high-performance single input switch mode charger that features USB Type-C CC detection capability in addition to reverse boost capability and a Safeout LDO.

This switched-mode battery charger with two integrated switches, provides small inductor and capacitor sizes, programmable battery charging current, and is ideally suited for portable devices such as smartphones, IoT devices, and other Li-ion battery powered electronics. The charger features a single input, which works for both USB and high voltage adapters. It supports USB Type-C CC detection under BC 1.2 specification, and the power-path switch is integrated in the chip. All MAX77860 blocks connected to the adapter/USB pin are protected from input overvoltage events up to 14V. The USB-OTG output provides trueload disconnect and is protected by an adjustable output current limit. It has an input current limit up to 4.0A and can charge a single-cell battery up to 3.15A. When configured in reverse-boost mode, the IC requires no additional inductors to power USB-OTG accessories. The switching charger is designed with a special CC, CV, and die temperature regulation algorithm, as well as  $1<sup>2</sup>C$  programmable settings to accommodate a wide range of battery sizes and system loads. The on-chip ADC can help monitor the charging input voltage/current, battery voltage, charging/ discharging current, and the battery temperature.

The MAX77860 communicates through an I<sup>2</sup>C 3.0 compatible serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). The IC is available in a 3.9mm  $x$  4.0mm, 81-bump (9  $x$  9 array), 0.4mm pitch, wafer-level package (WLP).

### <span id="page-0-1"></span>**Applications**

- USB Type-C Charging for 1S Li-ion Applications
- Mobile Point-of-Sale Devices
- Portable Medical Equipment
- Portable Industrial Equipment

### **Benefits and Features**

- Single-Cell Switch Mode Charger
	- Up to 14V Protection • 4.0V to 13.5V Input Operating Range
	- Switching Charger with D+/D- Charger Detection
	- Up to 4.0A Input Current Limit with Adaptive Input Current Limit (AICL)
	- Up to 3.15A Battery Charging Current Limit
	- Optional External Sense Resistor
	- CC, CV, and Die Temperature Control
	- Supports USB-OTG Reverse Boost, up to 1.5A Current Limit
	- Master-Slave Charging Capability, up to 6A Charge **Current**
	- Integrated Battery True-Disconnect FET
	- Rated up to 9ARMS, Discharge Current Limit (Programmable)
- USB Type-C Detection
	- Integrated V<sub>CONN</sub> Switch
	- CC Pin
	- D+/D- Detection for USB HVDCP
	- BC 1.2 Support
- One Safeout LDO
- $\bullet$  I<sup>2</sup>C-Compatible Interface

### *[Ordering Information](#page-86-0) appears at end of data sheet.*



## **Simplified Block Diagram**

<span id="page-1-0"></span>

# MAX77860

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

### **TABLE OF CONTENTS**



# MAX77860

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

### TABLE OF CONTENTS (CONTINUED)



### LIST OF FIGURES



### LIST OF TABLES



# MAX77860

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

### **LIST OF TABLES (CONTINUED)**



### <span id="page-7-0"></span>**Absolute Maximum Ratings**





*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the*  device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for *extended periods may affect device reliability.* 

## <span id="page-7-1"></span>**Package Information**

### <span id="page-7-2"></span>**81-WLP**



For the latest package outline information and land patterns (footprints), go to *[www.maximintegrated.com/packages](http://www.maximintegrated.com/packages)*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *[www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial)*.

## <span id="page-8-0"></span>**Electrical Characteristics**

(V<sub>SYS</sub> = +3.6V, V<sub>CHGIN</sub> = 0V, V<sub>IO</sub> = 1.8V, T<sub>A</sub> = -40°C to +85°C, typical value for T<sub>A</sub> is +25°C. Limits are 100% tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)



## **Electrical Characteristics (continued)**

(V<sub>SYS</sub> = +3.6V, V<sub>CHGIN</sub> = 0V, V<sub>IO</sub> = 1.8V, T<sub>A</sub> = -40°C to +85°C, typical value for T<sub>A</sub> is +25°C. Limits are 100% tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)



## **Electrical Characteristics (continued)**

(V<sub>SYS</sub> = +3.6V, V<sub>CHGIN</sub> = 0V, V<sub>IO</sub> = 1.8V, T<sub>A</sub> = -40°C to +85°C, typical value for T<sub>A</sub> is +25°C. Limits are 100% tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)



**Note 1:** Design guidance only, not tested during final test.

Note 2: The CHGIN input must be less than V<sub>OVLO</sub> and greater than both V<sub>CHGIN</sub> UVLO and V<sub>CHGIN2SYS</sub> for the charger to turn on.

Note 3: The input voltage regulation loop decreases the input current to regulate the input voltage at V<sub>CHGIN</sub> REG. If the input current is decreased to  $I_{CHGIN\_REG\_OFF}$  and the input voltage is below  $V_{CHGIN\_REG}$ , then the charger input is turned off.

**Note 4:** Production tested in charger DC-DC low-power mode (CHG\_LPM bit = '1).

**Note 5:** Production tested to 1/4 of the threshold with LPM bit = '1 (1/4 FET configuration).

### <span id="page-10-0"></span>**Electrical Characteristics—Charger**



## **Electrical Characteristics—Charger (continued)**



### **Electrical Characteristics—Charger (continued)**

(V<sub>CHGIN</sub> = 5V, V<sub>BATT</sub> = 4.2V, T<sub>A</sub> = -40°C to +85°C unless otherwise specified, typical values are for T<sub>A</sub> = +25°C. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at  $T_A$  = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)



### <span id="page-20-0"></span>**Electrical Characteristics—SAFEOUT LDO**

(V<sub>CHGIN</sub> = 5V, V<sub>BATT</sub> = 3.8V, T<sub>A</sub> = -40°C to +85°C unless otherwise specified, typical values are for T<sub>A</sub> = +25°C. Limits are 100% tested at  $T_A$  = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)



## <span id="page-20-1"></span>**Electrical Characteristics—SAR ADC**



### **Electrical Characteristics—SAR ADC (continued)**

(V<sub>CHGIN</sub> = 5V, V<sub>BATT</sub> = 3.6V, V<sub>SYS</sub> = 3.6V, T<sub>A</sub> = -40°C to +85°C unless otherwise specified, typical values are for T<sub>A</sub> = +25°C. Limits are 100% tested at  $T_A$  = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)



## <span id="page-21-0"></span>**Electrical Characteristics—USB Type-C**



## **Electrical Characteristics—USB Type-C (continued)**



## <span id="page-26-0"></span>**Typical Operating Characteristics**

 $(T_A = +25$  to  $+50^{\circ}$ C, unless otherwise noted.)



### <span id="page-27-0"></span>**Pin Configuration**

### **MAX77860**

<span id="page-27-1"></span>

# <span id="page-28-0"></span>**Pin Description**



# **Pin Description (continued)**



# **Pin Description (continued)**



## <span id="page-31-0"></span>**Functional Diagrams**

### **Functional Block Diagram**

<span id="page-31-1"></span>

## <span id="page-32-0"></span>**Detailed Description**

### <span id="page-32-1"></span>**Switching Charger**

The MAX77860 includes a full featured switch-mode charger for a one-cell lithium ion (Li+) or lithium polymer (Li-polymer) battery. The current limit for CHGIN input is independently programmable from 0 to 4.0A in 33.3mA steps allowing the flexibility for connection to either an AC-to-DC wall charger or a USB port. The CHGIN input current limit default is set between 100mA and 500mA (programmed default).

It also integrates a charging source detector based on signatures from USB D+/D- lines with a USB Type-C connector CC pin detector. The USB data lines are probed using a USB Battery Charging Specification revision 1.2 compliant scheme and additional proprietary charger type detection. Type-C detector supports USB Type-C DRP (dual role port) and other applications.

The synchronous switch-mode DC-DC converter can operate at either 2MHz or 4MHz switching frequency, which is ideal for portable devices due to the flexibility of using small components while eliminating excessive heat generation. The DC-DC converter can be operated in either buck or reverse-boost mode. When charging the battery, the DC-DC converter operates as a buck converter. In this mode, it operates from 3.2V to 14V input source and provides up to 3.15A charging current (programmable) to the battery. When operating in reverse-boost mode, the DC-DC converter uses energy from the main battery to boost the voltage at BYP. The boosted BYP voltage can then be used for the USB OTG function.

The IC makes the best use of the limited adapter power and the battery's power at all times to supply up to 3.15A continuous (4A peak) current from the buck to the system. Additionally, supplement mode provides additional current from the battery to the system up to 4.5A<sub>RMS</sub>, and the BATT to SYS switch has overcurrent protection (see the *[Main-](#page-48-2)[Battery Overcurrent Protection](#page-48-2)* section for more information). Adapter power that is not used for the system goes to charge the battery.

Maxim's proprietary process technology allows for low-R<sub>DS(ON)</sub> devices in a small solution size. The total dropout resistance from adapter power input to the battery is 0.15Ω (typ) assuming that the inductor has 0.04Ω of ESR. This 0.15Ω typical dropout resistance allows for charging a battery up to 3.15A from a 5V supply.

Safety features ensure reliable charging, such as charge timer, watchdog, junction thermal regulation, over/under voltage protection, short circuit protection, etc., are also implemented on the IC.

### <span id="page-32-2"></span>**Features**

- Single-Cell Switch-Mode Battery Charger
	- Adapter/USB Input
	- Up to 14V Adapter Charging (The OVLO level of the external input switch connected to CHGIN should be set lower than MAX77860 OVLO.)
	- Up to 4.0A Input Current Limit (programmable)
- Battery Charge Current (up to 3.15A)
	- CC, CV, and Die Temperature Control
	- Support for External Battery Disconnect FET
	- Support for Battery Discharge Overcurrent protection up to 6ARMS (programmable)
- Reverse Boost Capability
	- Supports USB-OTG Accessories
	- Up to 5.1V/2A
	- Programmable OCP Threshold
- Support for USB Battery Charger rev 1.2 Detection
	- Data Contact Detection (DCD)
	- Detects all USB defined sources
		- Standard USB Port
		- Charging Downstream Port

- Dedicated Charging Port
- Adapter Type Detection
- Manual Restart of Charger Detection
- Support USB Type-C (rev 1.1) Including:
	- USB Type-C
	- Integrated V<sub>CONN</sub> Switch
	- CC Pin
		- Supports 20V Pull (through 10k min external resistor) Source Requirement
		- Dead Battery Clamp Allowing for Unpowered Upstream Facing Port (UFP) Identification
- Single Safeout LDO
- **I**<sup>2</sup>C Serial Interface

### <span id="page-33-0"></span>**USB Data Contact Detection**

The USB plugs are designed so that when the plug is inserted into the receptacle, the power pins make contact before the data pins. The result is that  $V_{CHGIN}$  makes contact before the data pins make contact.

To ensure that the data pins have made contact, BC 1.2 makes it optional to detect when the data pins have made contact. To detect when the data pins have made contact, the data pins are prebiased so at least one of the data pins changes state. Therefore, when a change in data pin state is detected, the charger proceeds to identify the type of attached port.

### <span id="page-33-1"></span>**DP and DN**

The internal USB full speed/low speed transceiver is brought out to the bi-directional data pins DP and DN. These pins are ESD protected up to ±15kV. Connect these pins to a USB "B"/costume connector through external 20Ω series resistors. The IC provides an automatic switchable 1.5kΩ pullup resistor for D- (low speed) and D+ (high speed).

### <span id="page-33-2"></span>**Adapter Detection**

When an adapter is present on the  $V_{CHGIN}$ , the IC examines the device that is inserted to identify the type of adapter. The possible adapter types are:

- Dedicated charger
- Non-compliant dedicated chargers
- Charger downstream port (host or hub)
- USB 2.0 (host or hub) low power
- USB 2.0 (host or hub) high power

Each of these devices have different current capabilities as shown in [Table 1](#page-33-3).

### <span id="page-33-3"></span>**Table 1. Supported Adapter Types**



### **Table 1. Supported Adapter Types (continued)**



### <span id="page-34-0"></span>**Charging Status Indicator**

The IC has a charging status indicator to notify the user of various charging states as shown in **Figure 1**.

<span id="page-34-3"></span>

*Figure 1. Charging Status Indicator* 

### **Dead Battery State**

When the battery is dead and below prequal threshold, LED0 is set up to blink with 50ms ON time in 1s period. LEDEN<I $2C$  bit is enabled by default.

### **Prequal Battery State**

When the battery is dead and below prequal threshold, LED0 is set up to blink with 50ms ON time in 1s period. The LEDEN<I $2C$  bit is enabled by default.

### **Fast-Charge Battery State**

When the battery is in fast-charge state, CHGIND LED is set up to be enabled 100%. The LEDEN<I2C> bit can be programmed to disable, but is enabled by default.

### **Fast-Charge Constant Voltage State**

When the battery is in fast-charge state, CHGIND LED is set up to be enabled 100%. The LEDEN<I2C> bit can be programmed to disable, but is enabled by default.

### **Topoff State**

When the battery is in topoff-charge state, CHGIND LED is set up to blink with 50% ON time in 1s. The LEDEN<I $2$ C> bit can be programmed to disable, but is enabled by default.

### **Done State**

When the battery is in done-charge state, CHGIND LED is set up to be disabled.

### <span id="page-34-1"></span>**External Input OVP Driver**

The driving circuit of external OVP on the input side is taken from the IC charger. The use of this feature is as follows:

- Blocking FET from input transient voltage during USB insertion/removal event.
- The polarity of the driving signal logic can be OTP programmable.

### <span id="page-34-2"></span>**Input Current Limit**

The default settings of the CHGIN ILIM and MODE control bits are such that when a charge source is applied to CHGIN, the IC turns its DC-DC converter on in BUCK mode, limits  $V_{\text{SYS}}$  to  $V_{\text{BATREG}}$ , and limits the charge source current to 500mA. All control bits are reset on global shutdown.

### <span id="page-35-0"></span>**Input-Voltage Regulation Loop and Adaptive Input Current Limit (AICL)**

An input-voltage regulation loop ensures proper charger operation even when it is attached to power sources with poor transient load responses. The loop improves performance with relatively high resistance charge sources that exist when long cables are used or devices are charged with noncompliant USB hub configurations. Additionally, this input-voltage regulation loop improves performance with current limited adapters. If the ICs input current limit is programmed above the current limit threshold of given adapter, the input voltage loop allows the IC to regulate at the current limit of the adapter. Finally, the input-voltage regulation loop allows the IC to perform well with adapters that have poor transient load response times.

The input-voltage regulation loop automatically reduces the input current limit in order to keep the input voltage at VCHGIN REG. If the input current limit is reduced to ICHGIN REG OFF (50mA, typ) and the input voltage is below VCHGIN REG, then the charger input is turned off. The input-voltage regulation loop automatically reduces the input current limit to keep the input voltage at V<sub>CHGIN REG</sub> (programmable). If the input current limit is reduced to ICHGIN\_REG\_OFF (50mA, typ) and the input voltage is below VCHGIN\_REG, then the charger input is turned off.

After operating with the input-voltage regulation active, a BYP\_I interrupt is generated, BYP\_OK is cleared, and BYP\_DTLS = 0b1xxx. To optimize input power when working with a current limited charge source, monitor the BYP\_DTLS while decreasing the input current limit. When the input current limit is set below the limit of the adapter, the input voltage rises. Although the input current limit is lowered, more power can be extracted from the input source when the input voltage is allowed to rise. For example, optimum use of input-voltage regulation with an adapter programmed to 0.5A current limit and having a cable resistance between 300mΩ and 3Ω.

### <span id="page-35-1"></span>**Battery Detect Input Pin (MDETBATB)**

DETBATB is tied to the ID pin of the battery pack. If DETBATB is pulled below 80% of  $V_{1O}$  pin voltage, this is an indication that the main battery is present and the battery charger starts upon valid CHGIN. If DETBATB is left unconnected or equal to  $V_{1O}$  voltage, this indicates that the battery is not present and the charger does not start upon valid CHGIN, see [Figure 4.](#page-37-0) DETBATB is internally pulled to BATT through an external resistor. The DETBATB status bit is valid when BATT is not present.

<span id="page-35-2"></span>

*Figure 2. DETBATB Internal Circuitry and System Diagram*
## **Charge States**

The IC utilizes several charging states to safely and quickly charge batteries as shown in [Figure 3.](#page-36-0) An exaggerated view of a Li+/Li-Poly battery is shown in **[Figure 4](#page-37-0)** when there is no system load and the die and battery are close to room temperature as it progresses through the following charge states:

- 1. Prequalification
- 2. Fast-charge
- 3. Topoff
- 4. Done

<span id="page-36-0"></span>

*Figure 3. Charger State Diagram* 

<span id="page-37-0"></span>

*Figure 4. Li+/Li-Poly Charge Profile* 

## **Dead-Battery Prequalification State**

As shown in [Figure 3,](#page-36-0) the dead-battery prequalification state occurs when the main-battery voltage is less than  $V_{\text{PODB}}$ . After being in this state for t<sub>SCIDG</sub>, a CHG\_I interrupt is generated, CHG\_OK is set, and CHG\_DTLS is set to 0x00. In the dead-battery prequalification state, charge current into the battery is  $I_{\text{PODB}}$ .

The following events cause the state machine to exit this state:

- Main battery voltage rises above  $V_{\text{PODB}}$  and the charger enters the "Low-Battery Prequalification" state.
- If the battery charger remains in this state for longer than t<sub>PQ</sub>, the charger state machine transitions to the "Timer" Fault" state.
- If the watchdog timer is not serviced, the charger state machine transitions to the "Watchdog Suspend" state.

Note that the dead-battery prequalification state works with battery voltages down to zero volts. The low zero volt operation typically allows this battery charger to recover batteries that have an "open" internal pack protector. Typically, a packs internal protection circuit opens if the battery has experienced an overcurrent, undervoltage, or overvoltage event. When a battery with an "open" internal pack protector is used with this charger, the low-battery prequalification mode current flows into the 0V battery. This current raises the pack's terminal voltage to the point where the internal pack protection switch closes.

Note that a normal battery typically stays in the low-battery prequalification state for several minutes or less. Therefore, a battery that stays in low-battery prequalification state for longer than t<sub>PQ</sub> might be experiencing a problem.

### **Fast-Charge Constant Current State**

As shown in [Figure 3](#page-36-0), the fast-charge constant current (CC) state occurs when the main-battery voltage is greater than the low-battery prequalification threshold and less than the battery regulation threshold (VPQLB < VBATT < VBATREG). After being in the fast-charge CC state for  $t_{SClDG}$ , a CHG\_I interrupt is generated, CHG\_OK is set, and CHG\_DTLS = 0x01.

In the fast-charge CC state, the current into the battery is less than or equal to  $I_{FC}$ . Charge current can be less than  $I_{FC}$ for any of the following reasons:

- The charger input is in input current limit.
- The charger input voltage is low.
- The charger is in thermal foldback.
- The system load is consuming adapter current. Note that the system load always gets priority over the battery charge current.

The following events cause the state machine to exit this state:

- When the main battery voltage rises above VBATREG, the charger enters the "Fast Charge (CV)" state.
- If the battery charger remains in this state for longer than t<sub>FC</sub>, the charger state machine transitions to the "Timer Fault" state.
- If the watchdog timer is not serviced, the charger state machine transitions to the "Watchdog Suspend" state.

The battery charger dissipates the most power in the fast-charge constant current state.This power dissipation causes the internal die temperature to rise. If the die temperature exceeds  $T_{\text{REG}}$ ,  $I_{\text{FC}}$  is reduced.

### **Topoff State**

As shown in [Figure 3,](#page-36-0) the topoff state can only be entered from the fast-charge CV state when the charger current decreases below  $I_{TO}$  for t<sub>TERM</sub>. After being in the topoff state for t<sub>SCIDG</sub>, a CHG<sub>L</sub>I interrupt is generated, CHG<sub>L</sub>OK is set, and CHG\_DTLS = 0x03. In the topoff state, the battery charger tries to maintain VBATREG across the battery and typically the charge current is less than or equal to  $I_{TO}$ .

The smart power selector control circuitry may reduce the charge current lower than the battery may otherwise consume for any of the following reasons:

- The charger input is in input current limit.
- The charger input voltage is low.

- The charger is in thermal foldback.
- The system load is consuming adapter current. Note that the system load always gets priority over the battery charge current.

The following events cause the state machine to exit this state:

- After being in this state for the topoff time ( $t_{TO}$ ), the charger enters the "Done" state.
- If  $V_{\text{BAT}}$  <  $V_{\text{BATREG}}$   $V_{\text{RSTRT}}$ , the charger goes back to the "Fast-Charge (CC)" state.
- If the watchdog timer is not serviced, the charger state machine transitions to the "Watchdog Suspend" state.

### **Done State**

As shown in [Figure 3](#page-36-0), the battery charger enters its done state after the charger has been in the topoff state for t<sub>TO</sub>. After being in this state for t<sub>SCIDG</sub>, a CHG\_I interrupt is generated, CHG\_OK is cleared, and CHG\_DTLS = 0x04.

The following events cause the state machine to exit this state:

- If V<sub>BATT</sub> < V<sub>BATREG</sub> V<sub>RSTRT</sub>, the charger goes back to the "Fast-Charge (CC)" state.
- If the watchdog timer is not serviced, the charger state machine transitions to the "Watchdog Suspend" state.

In the done state, the charge current into the battery  $(I_{CHG})$  is 0A. In the done state, the charger presents a very low load ( $I_{\text{MBDN}}$ ) to the battery. If the system load presented to the battery is low ( $\lt$  100 $\mu$ A), then a typical system can remain in the done state for many days. If left in the done state long enough, the battery voltage decays below the restart threshold (VRSTRT) and the charger state machine transitions back into the fast-charge CV state. There is no soft-start (di/dt limiting) during the done to fast-charge state transition.

### **Timer Fault State**

The battery charger provides both a charge timer and a watchdog timer to ensure safe charging. As shown in [Figure 3](#page-36-0), the charge timer prevents the battery from charging indefinitely. The time that the charger is allowed to remain in each of its prequalification states is t<sub>PQ</sub>. The time that the charger is allowed to remain in the fast-charge CC and CV states is t<sub>FC</sub>, which is programmable with FCHGTIME. Finally, the time that the charger is in the topoff state is t<sub>TO</sub>, which is programmable with TO\_TIME. Upon entering the timer fault state, a CHG\_I interrupt is generated without a delay, CHG OK is cleared, and CHG DTLS = 0x06.

In the timer fault state, the charger is off. The charger can exit the timer fault state by programming the charger to be off and then programming it to be on again through the MODE bits. Alternatively, the charger input can be removed and reinserted to exit the timer fault state (see the "ANY STATE" bubble in the upper right of [Figure 3\)](#page-36-0).

The IC provides seven (7) power states and one (1) no power state (see register description CHG\_CNFG\_00 [3:0]). Under power limited conditions, the power path feature maintains SYS and USB-OTG loads at the expense of battery charge current. In addition, the battery supplements the input power when required. Transitions between power states are initiated by detection/removal of valid power sources, OTG events, and undervoltage conditions. Details of the BYP and SYS voltages are provided for each state.

- 1. NO INPUT POWER, MODE = undefined. No input adapter or battery is detected. The charger and system is off. Battery is disconnected and charger is off.
- 2. BATTERY-ONLY, MODE = 0x00. Adapter input is invalid, outside the input voltage operating range ( $Q<sub>CHGIN</sub> =$  off). Battery is connected to power the SYS load  $(Q<sub>BAT</sub> = on)$ , and boost is ready to power OTG (boost = standby), see [Figure 5](#page-40-0).

<span id="page-40-0"></span>



3. BATTERY-BOOST, MODE = 0x08: Adapter input is invalid outside the input voltage operating range ( $Q_{CHGIN} = off$ ). Battery is connected to power the SYS load ( $Q_{BAT}$  = on) and charger is operating in boost mode (boost = on), see [Figure 6](#page-41-0).

<span id="page-41-0"></span>



<span id="page-41-1"></span>4. BATTERY-BOOST (OTG), MODE = 0x0A: OTG is active (Q<sub>CHGIN</sub> = on). Battery is connected to support SYS and OTG loads ( $Q_{BAT}$  = on) and charger is operating in boost mode (boost = on), see [Figure 7.](#page-41-1)



*Figure 7. Battery-Boost (OTG)* 

<span id="page-42-0"></span> ${\mathsf Q}_{\sf CHGIN}$  $ADP$   $Q_{CHGN}$   $Q_{CHGN}$   $Q_{BYP}$  =  $V_{CHGN}$   $V_{BYP}$  =  $V_{CHGN}$  x  $R_{IN2BYP}$ BYP **CHGIN**  $\mathsf{Q}_{\mathsf{HS}}$  $\mathsf{Q}_{\mathsf{LS}}$ CHGL. REGULATED TO Þ **SYS**  $V<sub>SYS</sub> = CHG_CV_PRM$  $\mathsf{Q}_\mathsf{BAT}$ Reverse Blocking BATT



6. CHARGE-BUCK, MODE = 0x0D: Adapter is detected within the input voltage operating range (Q<sub>CHGIN</sub> = on). Battery is connected in charge mode ( $Q_{BAT}$  = on) and charger is operating in buck mode, see **[Figure 9.](#page-43-0)** 

*Figure 8. No Charge-Buck* 

<span id="page-43-0"></span>

*Figure 9. Charge-Buck* 

## **Watchdog Timer**

The battery charger provides both a charge timer and a watchdog timer to ensure safe charging. As shown in [Figure 3](#page-36-0), the watchdog timer protects the battery from charging indefinitely in the event that the host hangs or otherwise cannot communicate correctly. The watchdog timer is disabled by default with WDTEN = 0. To use the watchdog timer feature, enable the feature by setting WDTEN. While enabled, the system controller must reset the watchdog timer within the timer period (t<sub>WD</sub>) for the charger to operate normally. Reset the watchdog timer by programming WDTCLR = 0x01.

If the watchdog timer expires while the charger is in dead-battery prequalification, low-battery prequalification, fast charge CC or CV, topoff, done, or timer fault, the charging stops, a CHG\_I interrupt is generated without a delay, CHG\_OK is cleared, and CHG\_DTLS indicates that the charger is off because the watchdog timer expired. Once the watchdog timer has expired, the charger may be restarted by programming WDTCLR = 0x01. The SYS node can be supported by the battery and/or the adapter through the DC-DC buck while the watchdog timer has expired.

## **Thermal Shutdown State**

In the IC, the thermistor is monitored to turn off the charger during battery temperature fault events. The battery regulation voltage and current limits are not adjusted. As shown in **Figure 3**, the thermal shutdown state occurs when the battery charger is in any state and the junction temperature  $(T_J)$  is higher than the device's thermal shutdown threshold  $(T_{SHDN})$ or below 0°C. When T<sub>J</sub> is close to T<sub>SHDN</sub>, the charger folds back the input current limit to 0A so the charger and inputs are effectively off as shown in **Figure 10.** Upon entering this state, CHG\_I interrupt is generated without a delay, CHG\_OK is cleared, and CHG\_DTLS = 0x0A.

<span id="page-44-0"></span>

*Figure 10. Thermal Shutdown Regions* 

In the thermal shutdown state, the charger is off and timers are suspended. The charger exits the temperature suspend state and returns to the state it came from once the die temperature has cooled. The timers resume once the charger exits this state.

### **Main Battery Differential Voltage Sense**

As shown in **[Figure 11](#page-45-0)**, BAT\_SP and BAT\_SN are differential remote sense lines for the main battery. To improve accuracy and decrease charging times, the battery charger voltage sense is based on the differential voltage between BAT\_SP and BAT\_SN.

<span id="page-45-0"></span>

*Figure 11. Schematic with Parasitic Capacitances* 

[Figure 11](#page-45-0) shows the high-current paths of the battery charger along with some example parasitic resistances. A Maxim battery charger without the remote sensing function would typically measure the battery voltage between BATT and GND. In the case of  $Figure 11$ , a charge current of 1A measuring from BATT to GND leads to a VBATT that is 40mV higher than the real voltage because of R<sub>PAR1</sub> and R<sub>PAR7</sub> (I<sub>CHG</sub> x (R<sub>PAR1</sub> + R<sub>PQR7</sub>) = 1A x 40m $\Omega$  = 40mV). Since the charger thinks the battery voltage is higher than it actually is, it enters fast-charge CV state sooner and the effective charge time may be extended by 10 minutes (based on real lab measurements). This charger with differential remote sensing does not experience this type of problem because BAT\_SP and BAT\_SN sense the battery voltage directly. To get the maximum benefit from these sense lines, connect them as close as possible to the main battery connector.

### **OTG Mode**

The DC-DC converter topology of the IC allows it to operate as a forward buck converter or reverse boost converter. The modes of the DC-DC converter are controlled with MODE, and DIS\_CD\_CTRL (BIT7 of CHG\_CNFG\_00) has to be enabled. When MODE = 0x09 or 0x0A, the DC-DC converter operates in reverse boost mode allowing it to source current to CHGIN. The two modes allow current to be sourced from CHGIN and are commonly referred to as OTG modes (the term OTG is based off of the Universal Serial Bus's on-the-go concept).

When MODE = 0x09 or 0x0A, the DC-DC converter operates in reverse boost mode, regulates  $V_{\text{BYP}}$  to  $V_{\text{BYP}}$ . (5.1V, typ), and the switch from BYP to CHGIN is closed. The current through the BYP to CHGIN switch is limited to the value programmed by OTG ILIM. The four OTG ILIM options allow for supplying 500mA or 1500mA to an external load. When the OTG mode is selected, the unipolar CHGIN transfer function measures current going out of CHGIN. When OTG mode is not selected, the unipolar CHGIN transfer function measures current going into CHGIN.

If the external OTG load at CHGIN exceeds  $I_{CHGIN. OTG. |LIM}$ , then a BYP\_I interrupt is generated, BYP\_OK = 0, and BYP\_DTLS = 0bxxx1. In response to an overload at CHGIN during OTG mode operation, the BYP to CHGIN switch is latched off. The BYP to CHGIN switches automatically retry in ~468ms. If the overload at CHGIN persists, then the switch toggles on and off with  $\sim$ 52ms on and  $\sim$ 416ms off. Hence, the OTG has an ON duty cycle  $\sim$  11%.

In the IC, the OTG ON duty cycle can be optionally changed to ~ 1.57% with 1.67ms ON time and 104ms OFF time. This option is enabled by OTG\_DC in BIT5 of CHG\_CNFG\_06.

## **Master-Slave Charging**

The IC is designed to support two additional slave chargers making it capable of providing a combined charging current of 9A (3A from MAX77860 and 3A from each slave). The slave charger(s) are only enabled during the CC/CV portion, and are disabled during other modes.

The user is able to set slave charging current by accessing the SLAVE CC register in the IC using  $1^2$ C. The IC eventually controls the slave charger using the S-Wire\_I interface.

The IC protects the battery by choosing the minimum current between SLAVE\_CC and charging current commanded by MAXCHARGE. To disable this protection feature, the user may set Dis\_Slave\_AutoUpdate to overwrite slave charging current according to SLAVE\_CC.

The IC also gives two options to sense battery current for fuel gauge usage. The user may indicate their option using the slave pin.

1. Internal sense using internal FET.

- Connect slave pin to GND.
- This method should be used when no slave charger is required.
- Saves cost of 1 external RSENSE.
- 2. External sense using external RSENSE.
- 3. Connect the slave pin to SYS.

This method should be used when slave charger(s) are required.

## **S-Wire I Timing**

[Figure 12](#page-47-0) shows the timing of S-Wire transfer on SWI.

- 1. SWI goes high to indicate the start of S-WIRE\_I transmission.
- 2. T<sub>wait int</sub> is the enable delay for S-Wire\_I commands after SWI goes high, also indicates slave to turn ON.
- 3. A collection of pulses is transferred as a programming command for any of the three converters.
	- a) A low pulse is defined by  $T_{sl}$ .
	- b) A high pulse is defined by  $T_{\rm sH}$ .
	- c) The desired programming command depends on the number of pulses.
	- d) The number of pulses is determined by the number of rising edge.
- 4. Holding SWI high for  $T_{stop}$  to indicate the end of current programming command.
- 5. Multiple programming commands can be repeated at any time after  $T_{wait}$  int.
- 6. Holding SWI low for T<sub>off dly</sub> to indicate the end of S-WIRE transmission, also indicates slave to turn OFF.

7. SWI1 and SWI2 transmission is purposefully staggered to avoid having both slave chargers turn ON at the same time [\(Figure 13](#page-47-1)).

<span id="page-47-0"></span>



<span id="page-47-1"></span>

*Figure 13. SW1 and SW2 Transmission* 

## **S-Wire Interrupt (Slave Fault Detection)**

When a fault condition occurs at slave charger, the fault is reported to the IC and the IC interrupts the AP for slave charger fault condition. The following IC registers are for slave charger faults.

## **Interrupt Registers**

## **Table 2. Top Level Interrupt**



## **Table 3. Functional Register**



## **Table 3. Functional Register (continued)**



## **Programming the SLAVE Charging Current**

The slave charging current is programmable through the S-Wire I interface in 64-steps of 25mA per step. Slave current should respond only after Tstop completed.

The IC has two pins, e.g., SWI1 and SWI2 to cater to two slaves. SWI1 and SWI2 commands are staggered to avoid both slaves from turning ON at the same time to avoid causing excessively high in-rush current.

### **ONKEY**

ONKEY is an active-low signal with default 1s debounce timer ONKEYTDEB for ship mode release. When no charging source is available at CHGIN, enable DISQIBS bit (DISIBS = 1) with  ${}^{12}C$  to set the device in ship mode. Q<sub>BAT</sub> switch is disabled and SYS is isolated from BAT. With a healthy battery, pressing the ONKEY for longer than ONKEYTDEB re-enables the  $Q_{\text{BAT}}$  switch and the device exits ship mode.

When the charging source is available at CHGIN, pressing the ONKEY longer than ONKEYTD\_long resets  $V_{\text{SYS}}$  rail. The IC enters buck-off and  $Q_{BAT}$  off mode for around 1s (system OFF). After that,  $Q_{BAT}$  is automatically turned on and then buck on (system ON). The details are shown in **Figure 14**.

<span id="page-48-0"></span>

*Figure 14. ONKEY Timing Diagram* 

### **Main Battery Overcurrent Protection Due to Fault**

The IC protects itself, the battery, and the system from potential damage due to excessive battery discharge current. Excessive battery discharge current may occur in a smartphone for several reasons such as exposure to moisture, a software problem, an IC failure, a component failure, or a mechanical failure that causes a short circuit. The main battery overcurrent protection feature is enabled with B2SOVRC. Disabling this feature reduces the main battery current consumption by IMBOVRC.

When the main battery (BATT) to system (SYS) discharge current ( $I<sub>BATT</sub>$ ) exceeds the programmed overcurrent threshold for at least t<sub>MBOVRC</sub>, a BAT\_I interrupt is generated, BAT\_OK is cleared, and BAT\_DTLS reports and overcurrent condition. Typically, when the system's processor detects this overcurrent interrupt it executes a

housekeeping routine that tries to mitigate the overcurrent situation. If the processor cannot correct the overcurrent, then it can disable the BATT to SYS discharge path (B2S switch) by driving DISIBS bit to a logic high.



*Figure 15. Overcurrent Protection Timing Diagram* 

There are three different scenarios of how the IC responds to setting the DISIBS bit high depending on the available power source and the state of the charger.

1) The IC is only powered from BATT and DISIBS bit is set.

- 1.  $Q_{\text{BAT}}$  switch opens.
- 2. SYS collapses and is allowed to go to 0V.
- 3. DISIBS holds state.
- 4. To exit from this state, the user has to plug in a valid input charger, then SYS is powered up and the system wakes up.
- 2) The IC is powered from BATT and CHGIN, the charger buck is not switching, and DISIBS bit is set.
- 1. Same as above.
- 2. To exit from this state, the user has to plug in a valid input charger, then SYS is powered up and the system wakes up.

3) The IC is powered from BATT and CHGIN, the charger buck is switching, and DISIBS bit is set.

1. DISIBIS bit is ignored.

### **SAFEOUT LDO**

The SAFEOUT LDO is a linear regulator that provides programmable output voltages of 3.3V, 4.85V, 4.9V, and 4.95V through I2C register. It can be used to supply low voltage rated USB systems. The SAFEOUT linear regulator turns on when CHGIN ≥ 3.2V regardless if charger is enabled or disabled. SAFEOUT is disabled when CHGIN is greater than the

overvoltage threshold. The SAFEOUT LDO integrates high-voltage MOSFET to provide 20V protection at their inputs, which are internally connected to the charger input at CHGIN. SAFEOUT is default ON at 4.9V.

## **On-Chip ADC**

### **Features**

- In normal operating mode, ADC is used to convert voltage, current, and temperature to a digital code.
- Programmable single conversion or continuous conversion (every 1s).
- Optional averaging filter for each channel (channel 0 to 5) with fixed sampling conversion = 3.9kHz, and 2-bit selection to have 2, 4, 8, or 16 points averaging uniform for all channels.
- Optional offset compensation for channel 1 (V<sub>BUS</sub> current), channel 3 (V<sub>BATT</sub> current), and channel 4 (I<sub>RFXT</sub> current).

All settings should be programmed before ADC is enabled. Should user need to change the setting, ADC should be disabled first, change the settings and re-enabled back ADC.

### **Channels available for ADC conversion:**

- Channel 0: V<sub>BUS</sub> voltage, catered for two different voltage ranges programmable by bit V<sub>BUS\_HV\_RANGE</sub>
	- $V_{\text{BUS HV RANGE}} = 0$ : Range = 2.7V to 6.3V, with LSB = 14mV
	- $V_{BUS}$  $H_V$  $RANGE = 1$ : Range = 6.3V to 14.7V, with LSB = 33mV
- Channel 1:  $V_{\text{BUS}}$  current
	- Range = 0A to 4.1A, with  $LSB = 16mA$
- Channel 2:  $V_{\text{BATT}}$  voltage
	- Range =  $2.1V$  to 4.9V, with LSB =  $11mV$
- Channel 3:  $V_{\text{BAT}}$  current
	- Range = 0A to 3.1A, with  $LSB = 12mA$
- Channel 4: IRFXT current
	- Range =  $-10A$  to  $+10A$ , with LSB = 78mA (2's complement)
- Channel 5: Temperature sensing in terms of (THMV/THMB) ratio
	- Range = 20% to 80%, with LSB =  $0.24\%$

### **Single Mode and Continuous Mode**

When turning on ADC, choose either of these two modes:

- 1. Single mode: ADC turns on only once. When finished converting the required channels, it shuts down automatically and waits for user input to turn on.
- 2. Continuous mode: ADC turns on every 1s to convert the required channels. After it finishes converting, analog circuits are turned off. The digital controller still requests CLK to count for 1s, then turns on the ADC again to do the next conversion.

### **Averaging Filter**

To improve noise immunity for the ADC, the averaging filter function is added. The user is able to choose between 0, 2, 4, 8, and 16 points of averaging. Once the number of points is selected, it is applied to all the channels with filter function enabled. Averaging filters of CH0~CH7 can be enabled or disabled independently. When enabled, ADC turns on every 256µs to take measurement of the filter-enabled channel(s) until 2, 4, 8, or 16 points are done.

## **USB Type-C**

The IC implements USB Type-C and USB BC 1.2 detection. The Type-C block implements a spec compliant DRP with V<sub>CONN</sub> support allowing easy integration with an external USB PD solution. The BC 1.2 block is integrated into the Type-C state machine such that the BC 1.2 is subordinate to Type-C detection thus solving any possible interaction issues during separate block operations.

## **Benefits and Features**

Supports full USB Battery Charging rev1.2 detection with the following features:

- Data Contact Detection (DCD)
- Detects all USB defined sources:
	- Standard USB port
	- Charging downstream port
	- Dedicated charging port
- Detects Apple power adaptors
- Samsung 2A
- New 3A DCP (requires a compatible power adapter)
- Manual restart of charger detection

Supports full USB Type-C Release1.1 with the following features:

- USB Type-C
	- Dual role port (DRP)
	- Supports standalone operation
	- Supports USB PD V<sub>CONN</sub> swap
	- Supports USB PD power role swap
	- Disable mode
	- Error mode
- Integrated V<sub>CONN</sub> Switch
	- 0.75Ω to either CC1 or CC2
	- External  $V_{\rm CONN}$  source up to 5.5V
	- Bidirectional blocking
- CC Pin
	- Supports 20V pull (through 10k min ext resistor) source requirement
	- Dead battery clamp allowing for unpowered UFP identification

## **Register Layout Specifications**

### **Register Map and Detailed Descriptions**

The IC has a total of three slave addresses. The slave addresses for top, charger, master/slave, ADC and USB Type-C are listed below. The least significant bit is the read/write indicator (1 for read, 0 for write).

### **Slave Address of MAX77860:**

- Clogic, SAFEOUT LDO (0xCCh/0xCDh)
- Charger, master/slave, ADC (0xD2h/0xD3h)
- USB Type-C (0x4Ah/0x4Bh)

### **Register Reset Conditions in R Column:**

- Type S: Registers are reset each time when SYS < POR (1.55V, typ)
- Type O: Registers are reset each time when SYS < SYS UVLO (2.55V, max), or SYS > SYS OVLO, or die temp > +165°C (or IC transitions from on to off state)

**Note:** "RSVD" or "Reserved" means reserved: The bit is reserved for future usage.

## **Top Level I2C Register Table 4. PMIC Register (0x20)**



## **Table 5. Interrupt Source (0x22)**



## **Table 6. Interrupt Source Mask (0x23)**



## **Table 6. Interrupt Source Mask (0x23) (continued)**



## **Table 7. SYSTEM Interrupt (0x24)**



## **Table 8. SYSTEM Interrupt Source Mask (0x26)**



## **Table 8. SYSTEM Interrupt Source Mask (0x26) (continued)**



## **Table 9. SAFEOUT Control Register (0xC6)**



## **Charger Registers**

### **Charger Register Details**

The ICs charger has convenient default register settings and a complete charger state machine that allows it to be used with minimal software interaction. Software interaction with the register map enhances the charger by allowing a high degree of configurability. An easy-to-navigate interrupt structure and in-depth status reporting allows software to quickly track the changes in the charger's status.

### **Register Protection**

The CHG\_CNFG\_01, CHG\_CNFG\_02, CHG\_CNFG\_03, CHG\_CNFG\_04, CHG\_CNFG\_05, and CHG\_CNFG07 registers contain settings for static parameters that are associated with a particular system and battery. These "static" settings are typically set once each time the system's microprocessor runs its boot-up initialization code, then they are not changed again until the microprocessor reboots. CHGPROT allows for blocking the "write" access to these "static" settings to protect them from being changed unintentionally. This protection is particularly useful for critical parameters such as the battery charge current CHG\_CC and the battery charge voltage CHG\_CV\_PRM.

Determine the following registers bit settings by considering the characteristics of the battery. Maxim recommends that CHG CC be set to the maximum acceptable charge rate for your battery. Typically, there is no need to actively adjust the CHG\_CC setting based on the capabilities of the source at CHGIN, system load, or thermal limitations of the PCB. The smart power selector intelligently manages all these parameters to optimize the power distribution:

- Charger Restart Threshold (CHG\_RSTRT)
- Fast-Charge Timer  $(t_{FC})$  (FCHGTIME)
- Fast-Charge Current (CHG\_CC)
- Topoff Time (TO\_TIME)
- Topoff Current (TO\_ITH)
- Battery Regulation Voltage (CHG\_CV\_PRM)

Determine the following register bit settings by considering the characteristics of the system:

- Low-Battery Prequalification Enable (PQEN)
- **Minimum System Regulation Voltage (MINVSYS)**
- Junction Temperature Thermal Regulation Loop Setpoint (REGTEMP)

### **Interrupt, Mask, Okay, and Detail Registers**

The battery charger section of the IC provides detailed interrupt generation and status for the following subblocks:

- Charger Input
- Charger State Machine
- **Battery**
- Bypass Node

State changes on any subblock report interrupts through the CHG\_INT register. Interrupt sources are masked from affecting the hardware interrupt pin when bits in the CHG\_INT\_MASK register are set. The CHG\_INT\_OK register provides a single-bit status indication of whether the interrupt generating subblock is okay or not. The full status of interrupt generating subblock is provided in the CHG\_DETAILS\_00, CHG\_DETAILS\_01, CHG\_DETAILS\_02, and CHG\_DETAILS\_03 registers. Note that CHG\_INT, CHG\_INT\_MASK, and CHG\_INT\_OK use the same bit position for each interrupt generating block to simplify software development.

Interrupt bits are automatically cleared upon reading a given interrupt register. When all pending CHG\_INT interrupts are cleared, the top level interrupt bit is deasserted.

## **Table 10. Charger Interrupt (0xB0)**



# **Table 10. Charger Interrupt (0xB0) (continued)**



## **Table 11. Charger Interrupt Mask (0xB1)**



# **Table 11. Charger Interrupt Mask (0xB1) (continued)**



## **Table 12. Charger Status (0xB2)**



## **Table 13. Charger Details 00 (0xB3)**



## **Table 14. Charger Details 01 (0xB4)**



# **Table 14. Charger Details 01 (0xB4) (continued)**



## **Table 15. Charger Details 02 (0xB5)**



# **Table 16. Charger Configuration 00 (0xB7)**



# **Table 16. Charger Configuration 00 (0xB7) (continued)**



## **Table 17. Charger Configuration 01 (0xB8)**



# **Table 18. Charger Configuration 02 (0xB9)**



## **Table 19. Charger Configuration 03 (0xBA)**



# **Table 19. Charger Configuration 03 (0xBA) (continued)**



## **Table 20. Charger Configuration 04 (0xBB)**



## **Table 21. Charger Configuration 05 (0xBC)**



# **Table 22. Charger Configuration 06 (0xBD)**



# **Table 23. Charger Configuration 07 (0xBE)**



# **Table 23. Charger Configuration 07 (0xBE) (continued)**







# **Table 25. Charger Configuration 10 (0xC1)**





# **Table 26. Charger Configuration 11 (0xC2)**



# **Table 27. Charger Configuration 12 (0xC3)**

## **USB Type-C Register Table 28. BC\_INT (0x00)**



*Note: Always read CC\_INT (0x01) before reading BC\_INT (0x00).*
## **Table 29. CC\_INT (0x01)**



### **Table 30. BC\_INTMASK (0x02)**



## **Table 31. CC\_INTMASK (0x03)**



## **Table 32. BC\_STATUS1 (0x04)**



### **Table 33. BC\_STATUS2 (0x05)**



## **Table 34. CC\_STATUS1 (0x06)**



## **Table 35. CC\_STATUS2 (0x07)**



#### **Table 36. BC\_CTRL1 (0x08)**



## **Table 37. BC\_CTRL2 (0x09)**



# **Table 37. BC\_CTRL2 (0x09) (continued)**



## **Table 38. CC\_CTRL1 (0x0A)**



## **Table 39. CC\_CTRL2 (0x0B)**



### **Table 40. CC\_CTRL3 (0x0C)**



#### **Table 41. CHGIN\_ILIM1 (0x0D)**



### **Table 41. CHGIN\_ILIM1 (0x0D) (continued)**



## **Table 42. CHGIN\_ILIM2 (0x0E)**



#### **Master Slave**

#### **Table 43. S-Wire Interrupt (0x80)**



### **Table 43. S-Wire Interrupt (0x80) (continued)**



### **Table 44. S-Wire Interrupt Mask (0x81)**



## **Table 45. Slave Charger 1 CC (0x82)**



### **Table 45. Slave Charger 1 CC (0x82) (continued)**



#### **Table 46. Slave Charger 2 CC (0x83)**



### **Table 47. S-Wire 1 Readback (0x84)**



### **Table 48. S-Wire 2 Readback (0x85)**



### **Table 49. S-Wire Status (0x86)**



#### **ADC**

#### **Table 50. ADC\_CONFIG1 (0x50)**



## **Table 51. ADC\_CONFIG2 (0x51)**



#### **Table 52. ADC\_CONFIG3 (0x52)**



### **Table 52. ADC\_CONFIG3 (0x52) (continued)**



### **Table 53. ADC\_DATA\_CH0 (0x53)**



### **Table 54. ADC\_DATA\_CH1 (0x54)**



#### **Table 55. ADC\_DATA\_CH2 (0x55)**



### **Table 56. ADC\_DATA\_CH3 (0x56)**



#### **Table 57. ADC\_DATA\_CH4 (0x57)**



#### **Table 58. ADC\_DATA\_CH5 (0x58)**



### **Table 59. ADC\_DATA\_CH6 (0x59)**



#### **Table 60. ADC\_DATA\_CH7 (0x5A)**



## **Table 60. ADC\_DATA\_CH7 (0x5A) (continued)**



#### **Table 61. ADC\_OFFSET\_CH1 (0x5B)**



### **Table 62. ADC\_OFFSET\_CH3 (0x5C)**



## **Table 63. ADC\_OFFSET\_CH4 (0X5D)**



## **Typical Application Circuits**



## **Ordering Information**



*+Denotes a lead(Pb)-free/RoHS-compliant package.* 

*T = Tape and reel.* 

### **Revision History**



For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits*) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.