ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,



ON Semiconductor®

FDP050AN06A0 / FDB050AN06A0

N-Channel PowerTrench[®] MOSFET 60 V, 80 A, 5 m Ω

Features

- $R_{DS(on)}$ = 4.3 m Ω (Typ.) @ V_{GS} = 10 V, I_D = 80 A
- $Q_{G(tot)} = 61 \text{ nC (Typ.)} @ V_{GS} = 10 \text{ V}$
- · Low Miller Charge
- · Low Q_{rr} Body Diode
- · UIS Capability (Single Pulse and Repetitive Pulse)


Formerly developmental type 82575

Applications

- Synchronous Rectification for ATX / Server / Telecom PSU
- · Battery Protection Circuit
- · Motor drives and Uninterruptible Power Supplies







MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	FDP050AN06A0 FDB050AN06A0	Unit
V_{DSS}	Drain to Source Voltage	60	V
V _{GS}	Gate to Source Voltage	±20	V
•	Drain Current		
I_{D}	Continuous (T _C < 135°C, V _{GS} = 10V)	80	Α
	Continuous ($T_A = 25^{\circ}$ C, $V_{GS} = 10$ V, $R_{\theta JA} = 43^{\circ}$ C/W)	18	А
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)	470	mJ
D	Power dissipation	245	W
P_{D}	Derate above 25°C	1.63	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case, Max. TO-220, D2-PAK	0.61	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient, Max. TO-220, D²-PAK (Note 2)	62	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient D²-PAK, Max. 1in² copper pad area	43	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDB050AN06A0	FDB050AN06A0	D²-PAK	330 mm	24 mm	800 units
FDP050AN06A0	FDP050AN06A0	TO-220	Tube	N/A	50 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions		Тур	Max	Unit		
Off Characteristics								
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	60	-	-	V		
I _{DSS}	Lzero Gate Voltage Drain Gurrent	V _{DS} = 50V	-	-	1	^		
		$V_{GS} = 0V$ $T_C = 150^{\circ}C$	-	-	250	μΑ		
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V$	-	-	±100	nA		

On Characteristics

V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250\mu A$	2	-	4	V
r _{DS(ON)}	Drain to Source On Resistance	I _D = 80A, V _{GS} = 10V	-	0.0043	0.005	Ω
		I _D = 40A, V _{GS} = 6V	-	0.007	0.011	
		$I_D = 80A, V_{GS} = 10V,$ $T_J = 175$ °C	-	0.0085	0.010	

Dynamic Characteristics

C _{ISS}	Input Capacitance	\\ - 25\\ \\ - 0\\	-	3900	-	pF	
C _{OSS}	Output Capacitance	f = 1MHz	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1MHz		750	-	pF
C _{RSS}	Reverse Transfer Capacitance	1 1101112	- 11/11/12	-	270	-	pF
$Q_{g(TOT)}$	Total Gate Charge at 10V	V_{GS} = 0V to 10V			61	80	nC
$Q_{g(TH)}$	Threshold Gate Charge	V_{GS} = 0V to 2V	$V_{GS} = 0V \text{ to } 2V$ $V_{DD} = 30V$ $I_D = 80A$	-	8	11	nC
	Gate to Source Gate Charge			-	24	-	nC
Q _{gs} Q _{gs2}	Gate Charge Threshold to Plateau	I _g = 1.0mA	-	16	-	nC	
Q_{gd}	Gate to Drain "Miller" Charge			-	15	-	nC

Switching Characteristics $(V_{GS} = 10V)$

t _{ON}	Turn-On Time		-	-	264	ns
t _{d(ON)}	Turn-On Delay Time		-	16	-	ns
t _r	Rise Time	$V_{DD} = 30V, I_{D} = 80A$ $V_{GS} = 10V, R_{GS} = 4.3\Omega$	-	160	-	ns
t _{d(OFF)}	Turn-Off Delay Time		-	28	-	ns
t _f	Fall Time		-	29	-	ns
t _{OFF}	Turn-Off Time		-	-	86	ns

Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Voltage	I _{SD} = 80A	-	-	1.25	V
	Source to Drain Diode voltage	I _{SD} = 40A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 75A$, $dI_{SD}/dt = 100A/\mu s$	-	-	34	ns
Q _{RR}	Reverse Recovered Charge	$I_{SD} = 75A$, $dI_{SD}/dt = 100A/\mu s$	-	-	25	nC

- Starting T_J = 25°C, L = 229μH, I_{AS} = 64A.
 Pulse width = 100s.




Figure 1. Normalized Power Dissipation vs **Ambient Temperature**

Figure 2. Maximum Continuous Drain Current vs **Case Temperature**




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability







Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to ON Semiconductor Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs Drain Current




Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

Typical Characteristics T_C = 25°C unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage

0.1

 $\begin{array}{ccc} & & & & 1 & & & 10 \\ V_{DS}, \, \text{DRAIN TO SOURCE VOLTAGE (V)} & & & & \end{array}$




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 14. Gate Charge Waveforms for Constant Gate Current

Test Circuits and Waveforms




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 21

defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\Theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\Theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared





Figure 21. Thermal Resistance vs Mounting
Pad Area



Note: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank

Wheatley.

SABER Electrical Model rev February 2003 template FDB050AN06A0 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl=1.3e-11,nl=1.04,rs=1.76e-3,trs1=2.7e-3,trs2=2e-7,cjo=2.7e-9,m=5.4e-1,tt=1e-10,xti=3.9) dp..model dbreakmod = (rs=8e-1,trs1=5e-4,trs2=-8.9e-6) dp..model dplcapmod = (cjo=1.3e-9,isl=10e-30,nl=10,m=0.45) m..model mmedmod = (type=_n,vto=3.7,kp=9,is=1e-30, tox=1) m..model mstrongmod = (type=_n,vto=4.29,kp=155,is=1e-30, tox=1) $m..model mweakmod = (type=_n, vto=3.05, kp=0.03, is=1e-30, tox=1, rs=0.1)$ LDRAIN sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-2) DPLCAP DRAIN sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2,voff=-4) 10 sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1.5,voff=0.5) RLDRAIN sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.5,voff=-1.5) ₹RSLC1 c.ca n12 n8 = 1.5e-951 RSLC2 ₹ c.cb n15 n14 = 1.5e-9 ISCL c.cin n6 n8 = 3.75e-9DBREAK 50 dp.dbody n7 n5 = model=dbodymod RDRAIN dp.dbreak n5 n11 = model=dbreakmod 6 8 ESG 11 dp.dplcap n10 n5 = model=dplcapmod DRODY **EVTHRES** 21 MWFAK LGATE spe.ebreak n11 n7 n17 n18 = 64.8 EVTEMP RGATE MMED spe.eds n14 n8 n5 n8 = 1 **EBREAK** Ιg spe.egs n13 n8 n6 n8 = 1 20 MSTR RLGATE spe.esg n6 n10 n6 n8 = 1 LSOURCE spe.evthres n6 n21 n19 n8 = 1 CIN SOURCE spe.evtemp n20 n6 n18 n22 = 1 **RSOURCE** RLSOURCE i.it n8 n17 = 1**RBREAK** I.lgate n1 n9 = 4.7e-9 17 I.Idrain n2 n5 = 1.0e-9RVTEMP I.Isource n3 n7 = 4.03e-9S2B CB 19 CA IT 14 res.rlgate n1 n9 = 47 VBAT res rldrain n2 n5 = 10EGS FDS res.rlsource n3 n7 = 40 m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u **RVTHRES** m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=9.3e-4,tc2=-5.5e-7 res.rdrain n50 n16 = 1.1e-3, tc1=1.3e-2,tc2=4e-5 res.rgate n9 n20 = 1.3res.rslc1 n5 n51 = 1e-6, tc1=1e-3,tc2=1e-5 res.rslc2 n5 n50 = 1e3res.rsource n8 n7 = 2.1e-3, tc1=1e-3,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-5.8e-3,tc2=-1.4e-5 res.rvtemp n18 n19 = 1, tc1=-2.8e-3,tc2=1e-6 sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/250))** 10))

SPICE Thermal Model JUNCTION REV 23 February 2003 FDB050AN06A0T CTHERM1 TH 6 5e-3 CTHERM2 6 5 1.3e-2 CTHERM3 5 4 1.4e-2 RTHERM1 CTHERM1 CTHERM4 4 3 1.9e-2 CTHERM5 3 2 4.7e-2 CTHERM6 2 TL 9e-2 RTHERM1 TH 6 1e-2 RTHERM2 6 5 3.1e-2 RTHERM3 5 4 4.5e-2 RTHERM2 CTHERM2 RTHERM4 4 3 1.2e-1 RTHERM5 3 2 1.3e-1 RTHERM6 2 TL 1.52e-1 5 SABER Thermal Model SABER thermal model FDB050AN06A0T RTHERM3 CTHERM3 template thermal_model th tl thermal_c th, tl ctherm.ctherm1 th 6 =5e-3 ctherm.ctherm2 6 5 =1.3e-2 ctherm.ctherm3 5 4 =1.4e-2 ctherm.ctherm4 4 3 =1.9e-2 ctherm.ctherm5 3 2 =4.7e-2 RTHERM4 CTHERM4 ctherm.ctherm6 2 tl =9e-2 rtherm.rtherm1 th 6 =1e-2 rtherm.rtherm2 6 5 = 3.1e-23 rtherm.rtherm3 5 4 =4.5e-2 rtherm.rtherm4 4 3 =1.2e-1 rtherm.rtherm5 3 2 =1.3e-1 RTHERM5 CTHERM5 rtherm.rtherm6 2 tl =1.52e-1 2 RTHERM6 CTHERM6 CASE

Mechanical Dimensions

TO-220 3L




Figure 22. TO-220, Molded, 3Lead, Jedec Variation AB

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specif-ically the warranty therein, which covers ON Semiconductor products.

Dimension in Millimeters

Mechanical Dimensions

TO-263 2L (D²PAK)




Figure 23. 2LD, TO263, Surface Mount

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specif-ically the warranty therein, which covers ON Semiconductor products.

Dimension in Millimeters

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative