
SCBS134K - SEPTEMBER 1992 - REVISED JANUARY 2004

- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
- Supports Unregulated Battery Operation Down To 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



description/ordering information

This octal buffer and line driver is designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN74LVT240A is organized as two 4-bit buffer/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

ORDERING INFORMATION

| TA | PACKA | AGE [†] | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|-------------|------------------|--------------------------|---------------------|
| | COIC DW | Tube | SN74LVT240ADW | 11/70404 |
| | SOIC - DW | Tape and reel | SN74LVT240ADWR | LVT240A |
| | SOP – NS | Tape and reel | SN74LVT240ANSR | LVT240A |
| -40°C to 85°C | SSOP – DB | Tape and reel | SN74LVT240ADBR | LX240A |
| | TOOOD DW | Tube | ube SN74LVT240APW | |
| | TSSOP – PW | Tape and reel | SN74LVT240APWR | LX240A |
| | TVSOP – DGV | Tape and reel | SN74LVT240ADGVR | LX240A |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE (each 4-bit buffer)

| INP | JTS | OUTPUT |
|-----|-----|--------|
| Œ | Α | Υ |
| L | Н | L |
| L | L | Н |
| Н | Χ | Z |

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) | | |
|--|------------|------------------|
| Voltage range applied to any output in the high- or power-off state, V _O (see Note 1) Voltage range applied to any output in the high | | |
| Current into any output in the low state, IO | | 128 mA |
| Current into any output in the high state, I_O (se Input clamp current, I_{IK} ($V_I < 0$) | | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | DB package | 70°C/W |
| | | 92°C/W 58°C/W |
| | NS package | 60°C/W |
| Storage temperature range, T _{stg} | | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

| | | | MIN | MAX | UNIT |
|---------------------|------------------------------------|-----------------|-----|-----|------|
| Vcc | Supply voltage | | 2.7 | 3.6 | V |
| VIH | High-level input voltage | | 2 | | V |
| V _{IL} | Low-level input voltage | | | 8.0 | V |
| VI | Input voltage | | | 5.5 | V |
| IOH | High-level output current | | | -32 | mA |
| loL | Low-level output current | | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate | Outputs enabled | | 5 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | | 200 | | μs/V |
| TA | Operating free-air temperature | | -40 | 85 | °C |

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP† | MAX | UNIT |
|--------------------|--|---|-------------------------------------|----------------------|------|------|------|
| VIK | $V_{CC} = 2.7 \text{ V},$ | $I_{I} = -18 \text{ mA}$ | | | | -1.2 | V |
| | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$ | I _{OH} = -100 μA | | V _{CC} -0.2 | | | |
| ∨он | $V_{CC} = 2.7 \text{ V},$ | $I_{OH} = -8 \text{ mA}$ | | 2.4 | | | V |
| | V _{CC} = 3 V, | $I_{OH} = -32 \text{ mA}$ | | 2 | | | |
| | V 0.7.V | I _{OL} = 100 μA | | | | 0.2 | |
| | V _{CC} = 2.7 V | I _{OL} = 24 mA | | | | 0.5 | |
| VoL | | I _{OL} = 16 mA | | | | 0.4 | V |
| | VCC = 3 V | $I_{OL} = 32 \text{ mA}$ | | | | 0.5 | |
| | | $I_{OL} = 64 \text{ mA}$ | | | | 0.55 | |
| | $V_{CC} = 0 \text{ or } 3.6 \text{ V},$ | V _I = 5.5 V | | | | 10 | |
| 1. | V _{CC} = 3.6 V | $V_I = V_{CC}$ or GND | Control inputs | | | ±1 | ^ |
| I _I | | VI = VCC | Data inputs | 1 | | | μΑ |
| | | V _I = 0 | Data inputs | | | -5 | |
| l _{off} | $V_{CC} = 0$, | V_I or $V_O = 0$ to 4.5 V | | | | ±100 | μΑ |
| lozh | $V_{CC} = 3.6 \text{ V},$ | V _O = 3 V | | | | 5 | μΑ |
| lozL | $V_{CC} = 3.6 \text{ V},$ | $V_0 = 0.5 V$ | | | | -5 | μΑ |
| lozpu | $V_{CC} = 0 \text{ to } 1.5 \text{ V},$ | $V_0 = 0.5 \text{ V to 3 V},$ | OE = don't care | | | ±100 | μΑ |
| lozpd | $V_{CC} = 1.5 \text{ V to } 0,$ | $V_0 = 0.5 \text{ V to 3 V},$ | OE = don't care | | | ±100 | μΑ |
| | ., | | Outputs high | | | 0.19 | |
| ICC | $V_{CC} = 3.6 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$ | $I_{O}=0,$ | Outputs low | | | 5 | mA |
| | VI = VCC or ons | | Outputs disabled | C | | 0.19 | |
| Δl _{CC} ‡ | $V_{CC} = 3 \text{ V to } 3.6 \text{ V, One}$ | input at V _{CC} - 0.6 V, Other | er inputs at V _{CC} or GND | | | 0.2 | mA |
| C _i | V _I = 3 V or 0 | | | | 4 | | pF |
| Co | V _O = 3 V or 0 | | | | 7 | | pF |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

SN74LVT240A 3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS SCBS134K – SEPTEMBER 1992 – REVISED JANUARY 2004


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO | V | CC = 3.3 ± 0.3 V | V | VCC = | 2.7 V | UNIT |
|------------------|---------|----------|-----|---------------------|-----|-------|-------|------|
| | (INPUT) | (OUTPUT) | MIN | TYP† | MAX | MIN | MAX | |
| tpLH | Δ. | V | 1.1 | 2.2 | 3.8 | | 4.6 | |
| t _{PHL} | А | Y | 1.3 | 2.6 | 4 | | 4.2 | ns |
| ^t PZH | ŌĒ | V | 1.1 | 2.6 | 4.6 | | 5.6 | |
| t _{PZL} | OE | Υ | 1.4 | 2.7 | 4.4 | | 5 | ns |
| ^t PHZ | ŌĒ | V | 2 | 2.9 | 4.4 | | 4.6 | |
| t _{PLZ} | OE . | Y | 1.8 | 3 | 4.3 | | 4.3 | ns |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





24-Aug-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|----|----------------|----------------------------|------------------|--------------------|--------------|-------------------------|---------|
| SN74LVT240ADBR | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LX240A | Samples |
| SN74LVT240ADW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVT240A | Samples |
| SN74LVT240ADWE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVT240A | Samples |
| SN74LVT240ADWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVT240A | Samples |
| SN74LVT240ANSR | ACTIVE | so | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVT240A | Samples |
| SN74LVT240APW | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LX240A | Samples |
| SN74LVT240APWG4 | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LX240A | Samples |
| SN74LVT240APWR | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LX240A | Samples |
| SN74LVT240APWRE4 | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LX240A | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

24-Aug-2018

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2018

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVT240ADBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVT240ADWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74LVT240ANSR | SO | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |

www.ti.com 20-Dec-2018



*All dimensions are nominal

| ı | | | | | | | | |
|---|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| | Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| | SN74LVT240ADBR | SSOP | DB | 20 | 2000 | 367.0 | 367.0 | 38.0 |
| | SN74LVT240ADWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| | SN74LVT240ANSR | SO | NS | 20 | 2000 | 367.0 | 367.0 | 45.0 |



SOIC




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated