

### 14-Bit, 65Msps/40Msps/ 25Msps Low Power Quad ADCs

## FEATURES

- <sup>n</sup> **4-Channel Simultaneous Sampling ADC**
- 73.7dB SNR
- <sup>n</sup> **90dB SFDR**
- Low Power: 311mW/202mW/162mW Total. 78mW/51mW/41mW per Channel
- Single 1.8V Supply
- Serial LVDS Outputs: One or Two Bits per Channel
- Selectable Input Ranges:  $1V_{P-P}$  to  $2V_{P-P}$
- 800MHz Full Power Bandwidth Sample-and-Hold
- Shutdown and Nap Modes
- Serial SPI Port for Configuration
- Pin-Compatible 14-Bit and 12-Bit Versions
- 52-Pin (7mm  $\times$  8mm) QFN Package

## **APPLICATIONS**

- $\blacksquare$  Communications
- Cellular Base Stations
- Software Defined Radios
- $\blacksquare$  Portable Medical Imaging
- Multichannel Data Acquisition
- Nondestructive Testing

 $LT$ , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## **DESCRIPTION**

TheLTC®2172-14/LTC2171-14/LTC2170-14 are 4-channel, simultaneous sampling 14-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 73.7dB SNR and 90dB spurious free dynamic range (SFDR). An ultralow jitter of 0.15ps<sub>RMS</sub> allows undersampling of IF frequencies with excellent noise performance.

DC specifications include ±1LSB INL (typ), ±0.3LSB DNL (typ) and no missing codes over temperature. The transition noise is a low 1.2LSB<sub>RMS</sub>.

The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode) or one bit at a time (1-lane mode). The LVDS drivers have optional internal termination and adjustable output levels to ensure clean signal integrity.

The ENC<sup>+</sup> and ENC<sup>-</sup> inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.



## TYPICAL APPLICATION



### **ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION**

#### **(Notes 1 and 2)**





## ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



21721014fb

### **CONVERTER CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating



**temperature range, otherwise specifications are at TA = 25°C. (Note 5)**

### ANALOG INPUT The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise **specifications are at TA = 25°C. (Note 5)**



### DYNAMIC ACCURACY The  $\bullet$  denotes the specifications which apply over the full operating temperature range, **otherwise specifications are at TA = 25°C. AIN = –1dBFS. (Note 5)**



### INTERNAL REFERENCE CHARACTERISTICS The  $\bullet$  denotes the specifications which apply over the **full operating temperature range, otherwise specifications are at TA = 25°C. AIN = –1dBFS. (Note 5)**







### **DIGITAL INPUTS AND OUTPUTS** The  $\bullet$  denotes the specifications which apply over the full operating

**temperature range, otherwise specifications are at TA = 25°C. (Note 5)**





## POWER REQUIREMENTS The  $\bullet$  denotes the specifications which apply over the full operating temperature

**range, otherwise specifications are at TA = 25°C. (Note 9)**



# TIMING CHARACTERISTICS The  $\bullet$  denotes the specifications which apply over the full operating temperature

**range, otherwise specifications are at TA = 25°C. (Note 5)**





**TY LINEAR** 

### **TIMING CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature

range, otherwise specifications are at  $T_A = 25^{\circ}C$ . (Note 5)



#### **SPI Port Timing (Note 8)**



**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** All voltage values are with respect to GND with GND and OGND shorted (unless otherwise noted).

**Note 3:** When these pin voltages are taken below GND or above  $V_{DD}$ , they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND or above  $V_{DD}$  without latchup.

**Note 4:** When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above  $V_{DD}$ they will not be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND without latchup.

**Note 5:**  $V_{DD} = OV_{DD} = 1.8V$ ,  $f_{SAMPLE} = 65MHz$  (LTC2172), 40MHz (LTC2171), or 25MHz (LTC2170), 2-lane output mode, differential  $ENC^{+}/ENC^{-} = 2V_{P-P}$  sine wave, input range =  $2V_{P-P}$  with differential drive, unless otherwise noted.

**Note 6:** Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.

**Note 7:** Offset error is the offset voltage measured from  $-0.5$  LSB when the output code flickers between 00 0000 0000 0000 and 11 1111 1111 1111 in 2's complement output mode.

**Note 8:** Guaranteed by design, not subject to test.

**Note 9:**  $V_{DD} = OV_{DD} = 1.8V$ ,  $f_{SAMPLE} = 65MHz$  (LTC2172), 40MHz  $(LTC2171)$ , or 25MHz (LTC2170), 2-lane output mode,  $ENC^+$  = singleended 1.8V square wave,  $ENC^{-} = 0V$ , input range =  $2V_{P-P}$  with differential drive, unless otherwise noted. The supply current and power dissipation specifications are totals for the entire chip, not per channel.

**Note 10:** Recommended operating conditions.

**Note 11:** The maximum sampling frequency depends on the speed grade of the part and also which serialization mode is used. The maximum serial data rate is 1000Mbps, so  $t_{\rm SFR}$  must be greater than or equal to 1ns.

**Note 12:** Near-channel crosstalk refers to Ch. 1 to Ch.2, and Ch.3 to Ch.4. Far-channel crosstalk refers to Ch.1 to Ch.3, Ch.1 to Ch.4, Ch.2 to Ch.3, and Ch.2 to Ch.4.



## LTC2172-14/ LTC2171-14/LTC2170-14

### TIMING DIAGRAMS



 **2-Lane Output Mode, 16-Bit Serialization\***





NOTE THAT IN THIS MODE, FR<sup>+</sup>/FR<sup>-</sup> HAS TWO TIMES THE PERIOD OF ENC<sup>+</sup>/ENC<sup>-</sup>



<sup>\*</sup>SEE THE DIGITAL OUTPUTS SECTION

## LTC2172-14/ LTC2171-14/LTC2170-14

### TIMING DIAGRAMS



 **2-Lane Output Mode, 12-Bit Serialization**

 **1-Lane Output Mode, 16-Bit Serialization**



OUT#B<sup>+</sup> , OUT#B– ARE DISABLED



## TIMING DIAGRAMS



 **1-Lane Output Mode, 14-Bit Serialization**

 **1-Lane Output Mode, 12-Bit Serialization**





## LTC2172-14/ LTC2171-14/LTC2170-14

### TIMING DIAGRAMS

**SPI Port Timing (Readback Mode)**



**SPI Port Timing (Write Mode)**







21721014fb





21721014fb







## LTC2172-14/ LTC2171-14/LTC2170-14

## TYPICAL PERFORMANCE CHARACTERISTICS









## PIN FUNCTIONS

**AIN1+ (Pin 1):** Channel 1 Positive Differential Analog Input.

**AIN1– (Pin 2):** Channel 1 Negative Differential Analog Input.

**VCM12 (Pin 3):** Common Mode Bias Output, Nominally Equal to  $V_{DD}/2$ .  $V_{CM}$  should be used to bias the common mode of the analog inputs of channels 1 and 2. Bypass to ground with a 0.1µF ceramic capacitor.

**AIN2+ (Pin 4):** Channel 2 Positive Differential Analog Input.

**AIN2– (Pin 5):** Channel 2 Negative Differential Analog Input.

**REFH (Pins 6, 7):** ADC High Reference. Bypass to Pin 8 and Pin 9 with a 2.2µF ceramic capacitor, and to ground with a 0.1µF ceramic capacitor.

**REFL (Pins 8, 9):** ADC Low Reference. Bypass to Pin 6 and Pin 7 with a 2.2µF ceramic capacitor, and to ground with a 0.1µF ceramic capacitor.

**AIN3<sup>+</sup> (Pin 10):** Channel 3 Positive Differential Analog Input.

**AIN3– (Pin 11):** Channel 3 Negative Differential Analog Input.

**VCM34 (Pin 12):** Common Mode Bias Output, Nominally Equal to  $V_{DD}/2$ .  $V_{CM}$  should be used to bias the common mode of the analog inputs of channels 3 and 4. Bypass to ground with a 0.1µF ceramic capacitor.

**AIN4<sup>+</sup> (Pin 13):** Channel 4 Positive Differential Analog Input.

**AIN4– (Pin 14):** Channel 4 Negative Differential Analog Input.

**V<sub>DD</sub>** (Pins 15, 16, 51, 52): 1.8V Analog Power Supply. Bypass to ground with 0.1µF ceramic capacitors. Adjacent pins can share a bypass capacitor.

**ENC<sup>+</sup> (Pin 17):** Encode Input. Conversion starts on the rising edge.

**ENC– (Pin 18):** Encode Complement Input. Conversion starts on the falling edge.

**CS (Pin 19):** In serial programming mode (PAR/SER = 0V),  $\overline{\text{CS}}$  is the serial interface chip select input. When  $\overline{\text{CS}}$  is low, SCK is enabled for shifting data on SDI into the mode control registers. In parallel programming mode (PAR/SER  $=$  V<sub>DD</sub>),  $\overline{CS}$  selects two-lane or one-lane output mode.  $\overline{CS}$ can be driven with 1.8V to 3.3V logic.

**SCK (Pin 20):** In serial programming mode (PAR/SER = 0V), SCK is the serial interface clock input. In parallel programming mode (PAR/SER =  $V_{DD}$ ), SCK selects 3.5mA or 1.75mA LVDS output currents. SCK can be driven with 1.8V to 3.3V logic.

**SDI (Pin 21):** In serial programming mode (PAR/SER = 0V), SDI is the serial interface data input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In parallel programming mode (PAR/ $\overline{\text{SER}}$  =  $V<sub>DD</sub>$ ), SDI can be used to power down the part. SDI can be driven with 1.8V to 3.3V logic.

**GND (Pins 22, 45, 49, Exposed Pad Pin 53):** ADC Power Ground. The exposed pad must be soldered to the PCB ground.

**OGND (Pin 33):** Output Driver Ground. Must be shorted to the ground plane by a very low inductance path. Use multiple vias close to the pin.

**OV<sub>DD</sub>** (Pin 34): Output Driver Supply. Bypass to ground with a 0.1µF ceramic capacitor.

**SDO (Pin 46):** In serial programming mode (PAR/SER = 0V), SDO is the optional serial interface data output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an open-drain N-channel MOSFET output that requires an external 2k pull-up resistor of 1.8V to 3.3V. If readback from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected. In parallel programming mode (PAR/  $\overline{\text{SER}}$  = V<sub>DD</sub>), SDO is an input that enables internal 100 $\Omega$ termination resistors on the digital outputs. When used as an input, SDO can be driven with 1.8V to 3.3V logic through a 1k series resistor.



### PIN FUNCTIONS

**PAR/SER (Pin 47):** Programming Mode Selection Pin. Connect to ground to enable serial programming mode. CS, SCK, SDI and SDO become a serial interface that controls the A/D operating modes. Connect to  $V_{DD}$  to enable parallel programming mode where  $\overline{CS}$ , SCK, SDI and SDO become parallel logic inputs that control a reduced set of the A/D operating modes. PAR/SER should be connected directly to ground or the  $V_{DD}$  of the part and not be driven by a logic signal.

**V<sub>RFF</sub>** (Pin 48): Reference Voltage Output. Bypass to ground with a 1µF ceramic capacitor, nominally 1.25V.

**SENSE (Pin 50):** Reference Programming Pin. Connecting SENSE to  $V_{DD}$  selects the internal reference and a ±1V input range. Connecting SENSE to ground selects the internal reference and  $a \pm 0.5V$  input range. An external reference between 0.625V and 1.3V applied to SENSE selects an input range of  $\pm 0.8 \cdot V_{\text{SFNSF}}$ .

### **LVDS OUTPUTS**

**The following pins are differential LVDS outputs. The output current level is programmable. There is an optional internal 100Ω termination resistor between the pins of each LVDS output pair.**

**OUT4B– /OUT4B<sup>+</sup> , OUT4A– /OUT4A+ (Pins 23/24, Pins 25/ 26):** Serial Data Outputs for Channel 4. In 1-lane output mode, only OUT4A<sup>-</sup>/OUT4A<sup>+</sup> are used.

**OUT3B– /OUT3B<sup>+</sup> , OUT3A– /OUT3A+ (Pins 27/28, Pins 29/30):** Serial Data Outputs for Channel 3. In 1-lane output mode, only OUT3A– /OUT3A<sup>+</sup> are used.

**FR– /FR<sup>+</sup> (Pin 31/Pin 32):** Frame Start Output.

**DCO– /DCO<sup>+</sup> (Pin 35/Pin 36):** Data Clock Output.

**OUT2B– /OUT2B<sup>+</sup> , OUT2A– /OUT2A+ (Pins 37/38, Pins 39/40):** Serial Data Outputs for Channel 2. In 1-lane output mode, only OUT2A<sup>-</sup>/OUT2A<sup>+</sup> are used.

**OUT1B– /OUT1B<sup>+</sup> , OUT1A– /OUT1A+ (Pins 41/42, Pins 43/44):** Serial Data Outputs for Channel 1. In 1-lane output mode, only OUT1A– /OUT1A<sup>+</sup> are used.





## LTC2172-14/ LTC2171-14/LTC2170-14

### FUNCTIONAL BLOCK DIAGRAM



**Figure 1. Functional Block Diagram**



### **CONVERTER OPERATION**

TheLTC2172-14/LTC2171-14/LTC2170-14 arelowpower, 4-channel, 14-bit, 65Msps/40Msps/25Msps A/D converters that are powered by a single 1.8V supply. The analog inputs should be driven differentially. The encode input can be driven differentially for optimal jitter performance, or single-ended for lower power consumption. The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode) or one bit at a time (1-lane mode). Many additional features can be chosen by programming the mode control registers through a serial SPI port.

### **ANALOG INPUT**

The analog inputs are differential CMOS sample-and-hold circuits (Figure 2). The inputs should be driven differentially around a common mode voltage set by the  $V_{CM12}$ 

or  $V_{CM34}$  output pins, which are nominally  $V_{DD}/2$ . For the 2V input range, the inputs should swing from  $V_{CM} - 0.5V$ to  $V_{CM}$  + 0.5V. There should be a 180° phase difference between the inputs.

The four channels are simultaneously sampled by a shared encode circuit (Figure 2).

### **INPUT DRIVE CIRCUITS**

### **Input Filtering**

If possible, there should be an RC lowpass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching and limits wideband noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's input frequency.



**Figure 2. Equivalent Input Circuit. Only One of the Four Analog Channels Is Shown.**



**Figure 3. Analog Input Circuit Using a Transformer. Recommended for Input Frequencies from 5MHz to 70MHz**



### **Transformer Coupled Circuits**

Figure 3 shows the analog input being driven by an RF transformer with a center-tapped secondary. The center tap is biased with  $V_{CM}$ , setting the A/D input at its optimal DC level. At higher input frequencies a transmission line balun transformer (Figures 4 to 6) has better balance, resulting in lower A/D distortion.

### **Amplifier Circuits**

Figure 7 shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is AC-coupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.

At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single-ended, then a transformer circuit (Figures 4 to 6) should convert the signal to differential before driving the A/D.







T1: MA/COM MABA-007159-000000 T2: COILCRAFT WBC1-1LB RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

#### **Figure 5. Recommended Front-End Circuit for Input Frequencies from 170MHz to 300MHz**







**Figure 6. Recommended Front-End Circuit for Input Frequencies Above 300MHz**



### **Reference**

TheLTC2172-14/LTC2171-14/LTC2170-14 has aninternal 1.25V voltage reference. For a 2V input range using the internal reference, connect SENSE to  $V_{DD}$ . For a 1V input range using the internal reference, connect SENSE to ground. For a 2V input range with an external reference, apply a 1.25V reference voltage to SENSE (Figure 9).

The input range can be adjusted by applying a voltage to SENSE that is between 0.625V and 1.30V. The input range will then be  $1.6 \cdot V_{\text{SFNSF}}$ .

The reference is shared by all four ADC channels, so it is not possible to independently adjust the input range of individual channels.

The  $V_{REF}$ , REFH and REFL pins should be bypassed, as shown in Figure 8. The 0.1µF capacitor between REFH and REFL should be as close to the pins as possible (not on the backside of the circuit board).





### **Encode Input**

The signal quality of the encode inputs strongly affects the A/D noise performance. The encode inputs should be treated as analog signals—do not route them next to digital traces on the circuit board. There are two modes of operation for the encode inputs: the differential encode mode (Figure 10), and the single-ended encode mode (Figure 11).



**Figure 9. Using an External 1.25V Reference**



**Figure 10. Equivalent Encode Input Circuit for Differential Encode Mode**



**Figure 11. Equivalent Encode Input Circuit for Single-Ended Encode Mode**



The differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs (Figures 12 and 13). The encode inputs are internally biased to 1.2V through 10k equivalent resistance. The encode inputs can be taken above  $V_{DD}$  (up to 3.6V), and the common mode range is from 1.1V to 1.6V. In the differential encode mode, ENC– should stay at least 200mV above ground to avoid falsely triggering the single-ended encode mode. For good jitter performance ENC<sup>+</sup> should have fast rise and fall times.

The single-ended encode mode should be used with CMOS encode inputs. To select this mode, ENC– is connected to ground and ENC<sup>+</sup> is driven with a square wave encode input.  $ENC^+$  can be taken above  $V_{DD}$  (up to 3.6V) so 1.8V to 3.3V CMOS logic levels can be used. The ENC<sup>+</sup> threshold is 0.9V. For good jitter performance ENC<sup>+</sup> should have fast rise and fall times.

### **Clock PLL and Duty Cycle Stabilizer**

The encode clock is multiplied by an internal phase-locked loop (PLL) to generate the serial digital output data. If the encode signal changes frequency or is turned off, the PLL requires 25µs to lock onto the input clock.

A clock duty cycle stabilizer circuit allows the duty cycle of the applied encode signal to vary from 30% to 70%. In the serial programming mode it is possible to disable



**Figure 12. Sinusoidal Encode Drive**

the duty cycle stabilizer, but this is not recommended. In the parallel programming mode the duty cycle stabilizer is always enabled.

### **DIGITAL OUTPUTS**

The digital outputs of the LTC2172-14/LTC2171-14/ LTC2170-14 are serialized LVDS signals. Each channel outputs two bits at a time (2-lane mode) or one bit at a time (1-lane mode). The data can be serialized with 16-, 14-, or 12-bit serialization (see the Timing Diagrams section for details). Note that with 12-bit serialization the two LSBs are not available—this mode is included for compatibility with the 12-bit versions of these parts.

The output data should be latched on the rising and falling edges of the data clockout (DCO). A data frame output (FR) can be used to determine when the data from a new conversion result begins. In the 2-lane, 14 bit serialization mode, the frequency of the FR output is halved.

The maximum serial data rate for the data outputs is 1Gbps, so the maximum sample rate of the ADC will depend on the serialization mode as well as the speed grade of the ADC (see Table 1). The minimum sample rate for all serialization modes is 5Msps.



**Figure 13. PECL or LVDS Encode Drive**



**Table 1. Maximum Sampling Frequency for All Serialization Modes. Note That These Limits Are for the LTC2172-14. The Sampling Frequency for the Slower Speed Grades Cannot Exceed 40MHz (LTC2171-14) or 25MHz (LTC2170-14).**



By default the outputs are standard LVDS levels: a 3.5mA output current and a 1.25V output common mode voltage. An external 100Ω differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by  $O(V_{DD})$  and OGND which are isolated from the A/D core power and ground.

### **Programmable LVDS Output Current**

The default output driver current is 3.5mA. This current can be adjusted by control register A2 in serial programming mode. Available current levels are 1.75mA, 2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA. In parallel programming mode the SCK pin can select either 3.5mA or 1.75mA.

### **Optional LVDS Driver Internal Termination**

In most cases, using just an external  $100\Omega$  termination resistor will give excellent LVDS signal integrity. In addition, an optional internal 100 $\Omega$  termination resistor can be enabled by serially programming mode control register A2. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing. In parallel programming mode the SDO pin enables internal termination. Internal termination should only be used with 1.75mA, 2.1mA or 2.5mA LVDS output current modes.

### **DATA FORMAT**

Table 2 shows the relationship between the analog input voltage and the digital data output bits. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A1.

### **Table 2. Output Codes vs Input Voltage**



### **Digital Output Randomizer**

Interference from the A/D digital outputs is sometimes unavoidable. Digital interferencemaybe fromcapacitiveor inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. These unwanted tones can be randomized by randomizing the digital output before it is transmitted off chip, which reduces the unwanted tone amplitude.

The digital output is *randomized* by applying an exclusive-OR logic operation between the LSB and all other data output bits. To decode, the reverse operation is

21721014fb



applied—an exclusive-OR operation is applied between the LSB and all other bits. The FR and DCO outputs are not affected. The output randomizer is enabled by serially programming mode control register A1.

### **Digital Output Test Pattern**

To allow in-circuit testing of the digital interface to the A/D, there is a test mode that forces the A/D data outputs (D13-D0) of all channels to known values. The digital output test patterns are enabled by serially programming mode control registers A3 and A4. When enabled, the test patterns override all other formatting modes: 2's complement and randomizer.

### **Output Disable**

The digital outputs may be disabled by serially programming mode control register A2. The current drive for all digital outputs, including DCO and FR, are disabled to save poweror enable in-circuittesting. Whendisabled, the common mode of each output pair becomes high impedance, but the differential impedance may remain low.

### **Sleep and Nap Modes**

The A/D may be placed in sleep or nap modes to conserve power. In sleep mode the entire chip is powered down, resulting in 1mW power consumption. Sleep mode is enabled by mode control register A1 (serial programming mode), or by SDI (parallel programming mode). The amount of time required to recover from sleep mode depends on the size of the bypass capacitors on  $V_{\text{RFE}}$ , REFH and REFL. For the suggested values in Figure 8, the A/D will stabilize after 2ms.

In nap mode any combination of A/D channels can be powered down while the internal reference circuits and the PLL stay active, allowing a faster wake-up than from sleep mode. Recovering from nap mode requires at least 100 clock cycles. If the application demands very accurate DC settling, then an additional 50µs should be allowed so the on-chip references can settle from the slight temperature shift caused by the change in supply current as the A/D leaves nap mode. Nap mode is enabled by the mode control register A1 in the serial programming mode.

### **DEVICE PROGRAMMING MODES**

The operating modes of the LTC2172-14/LTC2171-14/ LTC2170-14 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

### **Parallel Programming Mode**

To use the parallel programming mode, PAR/SER should be tied to  $V_{DD}$ . The  $\overline{CS}$ , SCK, SDI and SDO pins are binary logic inputs that set certain operating modes. These pins can be tied to  $V_{DD}$  or ground, or driven by 1.8V, 2.5V or 3.3V CMOS logic. When used as an input, SDO should be driven through a 1k series resistor. Table 3 shows the modes set by  $\overline{\text{CS}}$ , SCK, SDI and SDO.





### **Serial Programming Mode**

To use the serial programming mode, PAR/SER should be tied to ground. The CS, SCK, SDI and SDO pins become a serial interface that program the A/D mode control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.

Serial data transfer starts when  $\overline{CS}$  is taken low. The data on the SDI pin is latched at the first 16 rising edges of SCK. Any SCK rising edges after the first 16 are ignored. The data transfer ends when  $\overline{CS}$  is taken high again.

The first bit of the 16-bit input word is the  $R/\overline{W}$  bit. The next seven bits are the address of the register (A6:A0). The final eight bits are the register data (D7:D0).

If the  $R/\overline{W}$  bit is low, the serial data (D7:D0) will be written to the register set by the address bits (A6:A0). If the  $R/\overline{W}$  bit is high, data in the register set by the address bits (A6:A0) will be read back on the SDO pin (see the Timing Diagrams section). During a readback command the register is not updated and data on SDI is ignored.

The SDO pin is an open-drain output that pulls to ground with a 200 $\Omega$  impedance. If register data is read back through SDO, an external 2k pull-up resistor is required.

If serial data is only written and readback is not needed, then SDO can be left floating and no pull-up resistor is needed. Table 4 shows a map of the mode control registers.

### **Software Reset**

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0. To perform a software reset, bit D7 in the reset register is written with a logic 1. After the reset SPI write command is complete, bit D7 is automatically set back to zero.

### **Table 4. Serial Programming Mode Register Map (PAR/SER = GND)**

#### **REGISTER A0: RESET REGISTER (ADDRESS 00h)**





#### **REGISTER A2: OUTPUT MODE REGISTER (ADDRESS 02h)**



Bit 6 Unused, Don't Care Bit.

Bits 5-0 **TP13:TP8** Test Pattern Data Bits (MSB) TP13:TP8 Set the Test Pattern for Data Bit 13 (MSB) Through Data Bit 8.

#### **REGISTER A4: TEST PATTERN LSB REGISTER (ADDRESS 04h)**



Bits 7-0 **TP7:TP0** Test Pattern Data Bits (LSB)

TP7:TP0 Set the Test Pattern for Data Bit 7 Through Data Bit 0 (LSB).



### **GROUNDING AND BYPASSING**

The LTC2172-14/LTC2171-14/LTC2170-14 requires a printed circuit board with a clean unbroken ground plane. A multilayer board with an internal ground plane in the first layer beneath the ADC is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

High quality ceramic bypass capacitors should be used at the  $V_{DD}$ ,  $OV_{DD}$ ,  $V_{CM}$ ,  $V_{REF}$ , REFH and REFL pins. Bypass capacitors must be located as close to the pins as possible. Of particular importance is the 0.1µF capacitor between REFH and REFL. This capacitor should be on the same side of the circuit board as the A/D, and as close to the device as possible (1.5mm or less). Size 0402 ceramic capacitors are recommended. The larger 2.2µF capacitor

between REFH and REFL can be somewhat further away. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

The analog inputs, encode signals and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

### **HEAT TRANSFER**

Most of the heat generated by the LTC2172-14/LTC2171-14/ LTC2170-14 is transferred from the die through the bottomside exposed pad and package leads onto the printed circuit board. For good electrical and thermal performance, the exposed pad must be soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.





### TYPICAL APPLICATIONS





**Inner Layer 2 GND Inner Layer 3**





**STARTED BY LINEAR** 

## TYPICAL APPLICATIONS



**Inner Layer 4 Inner Layer 5 Power**





**Bottom Side Silkscreen Bottom**



21721014fb



## LTC2172-14/ LTC2171-14/LTC2170-14

### TYPICAL APPLICATIONS

**LTC2172 Schematic**



31 21721014fb

## PACKAGE DESCRIPTION



**UKG Package 52-Lead Plastic QFN (7mm** × **8mm)**

4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE<br>- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT<br>5. EXPOSED PAD SHALL BE SOLDER PLATED

3. ALL DIMENSIONS ARE IN MILLIMETERS

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



## REVISION HISTORY





## RELATED PARTS



