

SBAS150A – AUGUST 1987 – REVISED FEBRUARY 2003

CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER

Microprocessor Compatible

FEATURES


- FOUR-QUADRANT MULTIPLICATION
- LOW-GAIN TC: 2ppm/°C typ
- MONOTONICITY ENSURED OVER TEMPERATURE
- SINGLE 5V TO 15V SUPPLY
- TTL/CMOS LOGIC COMPATIBLE
- LOW OUTPUT LEAKAGE: 10nA max
- LOW OUTPUT CAPACITANCE: 70pF max
- DIRECT REPLACEMENT FOR THE AD7545,
PM-7545

DESCRIPTION

The DAC7545 is a low-cost, CMOS, 12-bit, four-quadrant multiplying, digital-to-analog converter (DAC) with input data latches. The input data is loaded into the DAC as a 12-bit data word. The data flows through to the DAC when both the chip select (\overline{CS}) and the write (\overline{WR}) pins are at a logic low.

Laser-trimmed thin-film resistors and excellent CMOS voltage switches provide true 12-bit integral and differential linearity. The device operates on a single +5V to +15V supply and is available in an SO-20 package; devices are specified over the commercial temperature range.

The DAC7545 is well suited for battery-powered or other low-power applications because the power dissipation is less than 0.5mW when used with CMOS logic inputs and $V_{DD} = +5V$.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

T_A = +25°C, unless otherwise noted.

V _{DD} to DGND	-0.3V, +17
Digital Input to DGND	-0.3V, V _{DD}
V _{RFB} , V _{REF} , to DGND	±25V
V _{PIN 1} to DGND	-0.3V, V _{DD}
AGND to DGND	-0.3V, V _{DD}
Power Dissipation: Any Package to +75°C	450mW
Derates above +75°C by	6mW/°C
Operating Temperature:	
Commercial J, K, L, and GL	-40°C to +85°C
Storage Temperature	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION


PRODUCT	RELATIVE ACCURACY (LSB)	GAIN ERROR (LSB) V _{DD} = +5V	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DAC7545	±2	±20	SO-20	DW	-40°C to +85°C	DAC7545JU	DAC7545JU	Rails, 38
"	±1	±10	"	"	"	DAC7545KU	DAC7545KU	Rails, 38
DAC7545	±1/2	±5	SO-20	DW	-40°C to +85°C	DAC7545LU	DAC7545LU	Rails, 38
"	±1/2	±2	"	"	"	DAC7545GLU	DAC7545GLU	Rails, 38

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

PIN CONNECTIONS



WRITE CYCLE TIMING DIAGRAM



ELECTRICAL CHARACTERISTICS

V_{REF} = +10V, V_{OUT1} = 0V, and ACOM = DCOM, unless otherwise specified.

PARAMETER	GRADE	DAC7545				UNITS	TEST CONDITIONS/COMMENTS
		V _{DD} = +5V		V _{DD} = +15V			
		T _A = +25°C	T _{MAX} -T _{MIN} ⁽¹⁾	T _A = +25°C	T _{MAX} -T _{MIN} ⁽¹⁾		
STATIC PERFORMANCE							
Resolution	All	12	12	12	12	Bits	10-Bit Monotonic, T _{MIN} to T _{MAX} 10-Bit Monotonic, T _{MIN} to T _{MAX} 12-Bit Monotonic, T _{MIN} to T _{MAX} 12-Bit Monotonic, T _{MIN} to T _{MAX} DAC register loaded with FFF _H . Gain error is adjustable using the circuits in Figures 2 and 3.
Accuracy	J	±2	±2	±2	±2	LSB	
	K	±1	±1	±1	±1	LSB	
	L	±1/2	±1/2	±1/2	±1/2	LSB	
	GL	±1/2	±1/2	±1/2	±1/2	LSB	
Differential Nonlinearity	J	±4	±4	±4	±4	LSB	
	K	±1	±1	±1	±1	LSB	
	L	±1	±1	±1	±1	LSB	
	GL	±1	±1	±1	±1	LSB	
Gain Error (with internal R _{FB}) ⁽²⁾	J	±20	±20	±25	±25	LSB	
	K	±10	±10	±15	±15	LSB	
	L	±5	±6	±10	±10	LSB	
	GL	±2	±3	±6	±7	LSB	
Gain Temperature Coefficient ⁽³⁾ (ΔGain/ΔTemperature)	All	±5	±5	±10	±10	ppm/°C	
DC Supply Rejection ⁽³⁾ (ΔGain/ΔV _{DD})	All	0.015	0.03	0.01	0.02	%/%	
Output Leakage Current at Out 1	J, K, L, GL	10	50	10	50	nA	ΔV _{DD} ± 5% DB ₀ -DB ₁₁ = 0V; \overline{WR} , \overline{CS} = 0V
DYNAMIC PERFORMANCE							
Current Settling Time ⁽³⁾	All	2	2	2	2	μs	To 1/2 LSB. Out 1 Load = 100Ω DAC output measured from falling edge of WR. CS = 0V.
Propagation Delay ⁽³⁾ (from digital input change to 90% of final analog output)	All	300		250		ns	Out 1 Load = 100Ω. C _{EXT} = 13pF ⁽⁴⁾
Glitch Energy	All	400		250		nV-s ⁽⁵⁾	V _{REF} = ACOM
AC Feedback at I _{OUT1}	All	5	5	5	5	mVp-p ⁽⁵⁾	V _{REF} = ±10V, 10kHz Sine Wave
REFERENCE INPUT							
Input Resistance (pin 19 to AGND)	All	7 25	7 25	7 25	7 25	kΩ ⁽⁶⁾ kΩ	Input Resistance TC = 300ppm/°C ⁽⁵⁾
AC OUTPUTS							
Output Capacitance ⁽³⁾ : C _{OUT1}	All	70	70	70	70	pF	DB ₀ -DB ₁₁ = 0V; \overline{WR} , \overline{CS} = 0V
C _{OUT2}	All	200	200	200	200	pF	DB ₀ -DB ₁₁ = V _{DD} ; \overline{WR} , \overline{CS} = 0V
DIGITAL INPUTS							
V _{IH} (Input HIGH Voltage)	All	2.4	2.4	13.5	13.5	V ⁽⁶⁾	V _{IN} = 0V or V _{DD} V _{IN} = 0V V _{IN} = 0V
V _{IL} (Input LOW Voltage)	All	0.8	0.8	1.5	1.5	V	
I _{IN} (Input Current) ⁽⁷⁾	All	±1	±10	±1	±10	μA	
Input Capacitance ⁽³⁾ : DB ₀ -DB ₁₁	All	5	5	5	5	pF	
\overline{WR} , \overline{CS}	All	20	20	20	20	pF	
SWITCHING CHARACTERISTICS⁽⁸⁾							
Chip Select to Write Setup Time, t _{CS}	All	280 200	380 270	180 120	200 150	ns ⁽⁶⁾ ns ⁽⁵⁾	See Timing Diagram t _{CS} ≥ t _{WR} , t _{CH} ≥ 0
Chip Select to Write Hold Time, t _{CH}	All	0	0	0	0	ns ⁽⁶⁾	
Write Pulse Width, t _{WR}	All	250 175	400 280	160 100	240 170	ns ⁽⁶⁾ ns ⁽⁵⁾	
Data Setup Time, t _{DS}	All	140 100	210 150	90 60	120 80	ns ⁽⁶⁾ ns ⁽⁵⁾	
Data Hold Time, t _{DH}	All	10	10	10	10	ns ⁽⁶⁾	
POWER SUPPLY, I_{DD}							
	All	2	2	2	2	mA	All Digital Inputs V _{IL} or V _{IH} All Digital Inputs 0V or V _{DD} All Digital Inputs 0V or V _{DD}
	All	100	500	100	500	μA	
	All	10	10	10	10	μA ⁽⁵⁾	

NOTES: (1) Temperature ranges—J, K, L, and GL: -40°C to +85°C. (2) This includes the effect of 5ppm max, gain TC. (3) Ensured but not tested. (4) DB₀-DB₁₁ = 0V to V_{DD} or V_{DD} to 0V. (5) Typical. (6) Minimum. (7) Logic inputs are MOS gates. Typical input current (+25°C) is less than 1nA. (8) Sample tested at +25°C to ensure compliance.

DISCUSSION OF SPECIFICATIONS

RELATIVE ACCURACY

This term (also known as end point linearity) describes the transfer function of analog output to digital input code. Relative accuracy describes the deviation from a straight line after zero and full-scale have been adjusted.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the deviation from an ideal 1LSB change in the output, for adjacent input code changes. A differential nonlinearity specification of 1LSB ensures monotonicity.

GAIN ERROR

Gain error is the difference in measure of full-scale output versus the ideal DAC output; the ideal output for the DAC7545 is $-(4095/4096)(V_{REF})$. Gain error can be adjusted to zero using external trims, see the Applications section.

OUTPUT LEAKAGE CURRENT

The current that appears at OUT 1 with the DAC loaded with all zeros.

MULTIPLYING FEEDTHROUGH ERROR

The AC output error due to capacitive feedthrough from V_{REF} to OUT 1 with the DAC loaded with all zeros; this test is performed using a 10kHz sine wave.

OUTPUT CURRENT SETTLING TIME

The time required for the output to settle within ± 0.5 LSB of final value from a change in code of all zeros to all ones, or all ones to all zeros.

PROPAGATION DELAY

The delay of the internal circuitry is measured as the time from a digital code change to the point at which the output reaches 90% of final value.

DIGITAL-TO-ANALOG GLITCH IMPULSE

The area of the glitch energy measured in nanovolt-seconds. Key contributions to glitch energy are internal circuitry timing differences and charge injected from digital logic. The measurement is performed with $V_{REF} = GND$, an OPA600 as the output op amp, and G_1 (phase compensation) = 0pF.

MONOTONICITY

Monotonicity assures that the analog output will increase or stay the same for increasing digital input codes. The DAC7545 is ensured monotonic to 12 bits, except the J grade is specified to be 10-bit monotonic.

POWER-SUPPLY REJECTION

Power-supply rejection is the measure of the sensitivity of the output (full-scale) to a change in the power-supply voltage.

CIRCUIT DESCRIPTION

Figure 1 shows a simplified schematic of the DAC portion of the DAC7545. The current from the V_{REF} pin is switched from OUT 1 to AGND by the FET switch. This circuit architecture keeps the resistance at the reference pin constant and equal to R_{LDR} , so the reference can be provided by either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to $\pm 20V$ even with $V_{DD} = 5V$. The R_{LDR} is equal to R and is typically 11k Ω .

The output capacitance of the DAC7545 is code dependent and varies from a minimum value (70pF) at code 000h to a maximum (200pF) at code FFFh.

The input buffers are CMOS inverters, designed so that when the DAC7545 is operated from a 5V supply (V_{DD}), the logic threshold is TTL-compatible. Being simple CMOS inverters, there is a range of operation where the inverters operate in the linear region and thus draw more supply current than normal. Minimizing this transition time through the linear region and insuring that the digital inputs are operated as close to the rails as possible will minimize the supply drain current.




FIGURE 1. Simplified DAC Circuit of the DAC7545.

APPLICATIONS

UNIPOLAR OPERATION

Figure 2 shows the DAC7545 connected for unipolar operation. The high-grade DAC7545 is specified for a 1LSB gain error, so gain adjust is typically not needed; however, the resistors shown are for adjusting full-scale errors. The value of R_1 should be minimized to reduce the effects of mismatching temperature coefficients between the internal and external resistors. A range of adjustment of 1.5 times the desired range will be adequate. For example, for a DAC7545JP, the gain error is specified to be ± 25 LSB, therefore, a range of adjustment of ± 37 LSB will be adequate. Equation 1 results in a value of 458W for the potentiometer (use 500 Ω).

$$R_1 = \frac{R_{LADDER}}{4096} (3 \cdot \text{Gain Error}) \quad (1)$$




FIGURE 2. Unipolar Binary Operation.

The addition of R_1 will cause a negative gain error. To compensate for this error, R_2 must be added. The value of R_2 should be one-third the value of R_1 .

The capacitor across the feedback resistor is used to compensate for the phase shift due to stray capacitances of the circuit board, the DAC output capacitance, and op amp input capaci-

tance. Eliminating this capacitor will result in excessive ringing and an increase in glitch energy, therefore, this capacitor must be as small as possible to minimize settling time.

The circuit of Figure 2 can be used with input voltages up to ± 20 V as long as the output amplifier is biased to handle the excursions. Table I represents the analog output for four codes into the DAC for Figure 2.

BIPOLAR OPERATION

Figure 3 and Table II illustrate the recommended circuit and code relationship for bipolar operation. The DAC function uses offset binary code. The inverter, U_1 , on the MSB line converts binary two's complement input code to offset binary code. If the inversion is done in software, U_1 can be omitted.

BINARY CODE		ANALOG OUTPUT
MSB	LSB	
1111	1111 1111	$-V_{IN} (4095/4096)$
1000	0000 0000	$-V_{IN} (2048/4096) = -1/2V_{IN}$
0000	0000 0001	$-V_{IN} (1/4096)$
0000	0000 0000	0V

TABLE I. Unipolar Codes.

DATA INPUT		ANALOG OUTPUT
MSB	LSB	
0111	1111 1111	$+V_{IN} (2047/2048)$
0000	0000 0001	$+V_{IN} (1/2048)$
0000	0000 0000	0V
1111	1111 1111	$-V_{IN} (1/2048)$
1000	0000 0000	$-V_{IN} (2048/2048)$

TABLE II. Binary Two's Complement Code Table for Circuit of Figure 3.

R_3 , R_4 , and R_5 must match within 0.01% and must be the same type of resistors (preferably wire-wound or metal foil), so that the temperature coefficients match; mismatch of R_3 value to R_4 causes both offset and full-scale error. Mismatch of R_5 to R_4 and R_3 causes full-scale error.




FIGURE 3. Bipolar Operation (binary two's complement code).

DIGITALLY-CONTROLLED GAIN BLOCK

Figure 4 shows a circuit for a digitally-controlled gain block. The feedback for the op amp is made up of the FET switch and the R-2R ladder. The input resistor to the gain block is the R_{FB} of the DAC7545. As the FET switch is in the feedback loop, a zero code into the DAC will result in the op amp having no feedback, and a saturated op amp output.




FIGURE 4. Digitally Controlled Gain Block.

APPLICATION HINTS

CMOS DACs, such as the DAC7545, exhibit a code-dependent out resistance. The effect of this is a code-dependent differential nonlinearity at the amplifier output that depends on the offset voltage, V_{OS} , of the amplifier. Thus linearity depends upon the potential of OUT 1 and AGND being exactly equal to each other. Usually the DAC is connected to an external op amp with the noninverting input connected to AGND. The op amp selected should have a low input bias current and low V_{OS} and V_{OS} drift over temperature. The op amp offset voltage should be less than $(25 \cdot 10^{-6})(V_{REF})$ over operating conditions. Suitable op amps are the OPA37 and the OPA627 for fixed

reference applications and low-bandwidth requirement; the OPA37 has low V_{OS} and does not require an offset trim. For wide bandwidth, high slew rate, or fast-settling applications, the OPA604 or 1/2 OPA2604 are recommended.

Unused digital inputs must be connected to V_{DD} or to DGND, this prevents noise from triggering the high impedance digital input. It is suggested that the unused digital inputs also be given a path to ground or V_{DD} through a 1mW resistor to prevent the accumulation of static charge if the PC card is unplugged from the system. In addition, in systems where the AGND to DGND connection is on a backplane, it is recommended that two diodes be connected in inverse parallel between AGND and DGND.

INTERFACING TO MICROPROCESSORS

The DAC7545 can be directly interfaced to either an 8- or 16-bit microprocessor through its 12-bit wide data latch using the \overline{CS} and \overline{WR} controls.

An 8-bit processor interface is shown in Figure 5. It uses two memory addresses: one for the lower 8 bits and one for the upper 4 bits of data into the DAC via the latch.




FIGURE 5. 8-Bit Processor Interface.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7545GLP	OBSOLETE	ZZ (BB)	ZZ222	20		TBD	Call TI	Call TI	-40 to 85		
DAC7545GLU	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	DAC7545GLU	
DAC7545GLUG4	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	DAC7545GLU	
DAC7545JP	OBSOLETE	ZZ (BB)	ZZ222	20		TBD	Call TI	Call TI	-40 to 85		
DAC7545JU	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	DAC7545JU	
DAC7545KP	OBSOLETE	ZZ (BB)	ZZ222	20		TBD	Call TI	Call TI	-40 to 85		
DAC7545KU	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	DAC7545KU	
DAC7545KUG4	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	DAC7545KU	
DAC7545LP	OBSOLETE	ZZ (BB)	ZZ222	20		TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

Package Number 222 - 20-Pin Plastic, Single-Wide DIP



DIM	INCHES		MILLIMETERS		NO. OF LEADS	DIM	INCHES		MILLIMETERS		NO. OF LEADS
	MIN.	MAX.	MIN.	MAX.			MIN.	MAX.	MIN.	MAX.	
A	--	.210	--	5.33	3	L	.115	.150	2.92	3.81	3
A1	.015	--	0.38	--	3	N	20	20			7
A2	.115	.195	2.92	4.95							
b	.014	.022	0.36	0.56							
b2	.045	.070	1.14	1.78	9						
c	.008	.014	0.20	0.36							
D	.980	1.060	24.89	26.92	4						
D1	.005	--	0.13	--	4						
E	.300	.325	7.62	8.26	5						
E1	.240	.280	6.10	7.11	4						
e	.100	BASIC	2.54	BASIC							
eA	.300	BASIC	7.63	BASIC	5						
eB	--	.430	--	10.92	6						
eC	.000	.060	0.00	1.52	6						

NOTES:

1. ALL DIMENSIONS ARE IN INCHES.
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
3. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
4. D, D1, AND E1 DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 (0.25mm).
5. E AND eA MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO DATUM [C].
6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. N IS THE MAXIMUM OF TERMINAL POSITIONS.

8. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.
9. b2 MAXIMUM DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSIONS. DAMBAR PROTRUSIONS SHALL NOT EXCEED .010 (0.25mm).
10. DISTANCE BETWEEN LEADS INCLUDING DAMBAR PROTRUSIONS TO BE .005 (0.13mm) MINIMUM.
11. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE CROSS-HATCHED AREA.
12. FOR AUTOMATIC INSERTION, ANY RAISED IRREGULARITY ON THE TOP SURFACE (STEP, MESA, ETC.) SHALL BE SYMMETRICAL ABOUT THE LATERAL AND LONGITUDINAL PACKAGE CENTERLINES.

PACKAGE NUMBER: Z2222 REV.: C
 JEDEC NUMBER: MS-001-AD



PACKAGE DRAWING

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampters.htm) (<http://www.ti.com/sc/docs/sampters.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated