SN54AC564 . . . J OR W PACKAGE SN74AC564 . . . DB, DW, N, NS, OR PW PACKAGE

SCAS551D- NOVEMBER 1995 - REVISED OCTOBER 2003

- 2-V to 6-V V_{CC} Operation
- Inputs Accept Voltages to 6 V
- Max t_{pd} of 9 ns at 5 V
- 3-State Inverting Outputs Drive Bus Lines Directly
- Full Parallel Access for Loading
- Flow-Through Architecture to Optimize PCB Layout


description/ordering information

The 'AC564 devices are octal D-type edge-triggered flip-flops that feature inverting 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the \overline{Q} outputs are set to the inverse logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54AC564 . . . FK PACKAGE (TOP VIEW)



OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

TA	PACKAG	Eţ	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74AC564N	SN74AC564N	
		Tube	SN74AC564DW	10504	
-40°C to 85°C	SOIC – DW	Tape and reel	SN74AC564DWR	AC564	
	SOP – NS	Tape and reel	SN74AC564NSR	AC564	
	SSOP – DB	Tape and reel	SN74AC564DBR	AC564	
		Tube	SN74AC564PW		
	TSSOP – PW	Tape and reel	SN74AC564PWR	AC564	
	CDIP – J	Tube	SNJ54AC564J	SNJ54AC564J	
–55°C to 125°C	CFP – W	Tube	SNJ54AC564W	SNJ54AC564W	
	LCCC – FK	Tube	SNJ54AC564FK	SNJ54AC564FK	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCAS551D-NOVEMBER 1995 - REVISED OCTOBER 2003

description/ordering information (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	FUNCTION TABLE (each flip-flop)										
	INPUTS	OUTPUT									
OE	CLK	D	Q								
L	\uparrow	Н	L								
L	\uparrow	L	Н								
L	H or L	Х	\overline{Q}_0								
Н	Х	Х	z								

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1)		0.5 V to V _{CC} + 0.5 V 0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC})		
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC} Continuous output current, I_O (V _O = 0 to V _{CC})		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ_{JA} (see Note 2):	DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS551D- NOVEMBER 1995 - REVISED OCTOBER 2003

recommended operating conditions (see Note 3)

			SN54A	C564	SN74A	C564	
			MIN	MAX	MIN MAX		UNIT
VCC	Supply voltage		2	6	2	6	V
		V _{CC} = 3 V	2.1		2.1		
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15		3.15		V
		V _{CC} = 5.5 V	3.85		3.85		
		$V_{CC} = 3 V$		0.9		0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		1.35		1.35	V
		V _{CC} = 5.5 V		A 1.65		1.65	
VI	Input voltage		0	VCC	0	VCC	V
VO	Output voltage		0	VCC	0	VCC	V
		V _{CC} = 3 V	80	-12		-12	
ЮН	High-level output current	V _{CC} = 4.5 V	Q	-24		-24	mA
		V _{CC} = 5.5 V		-24		-24	
		$V_{CC} = 3 V$		12		12	
IOL	Low-level output current	$V_{CC} = 4.5 V$		24		24	mA
		V _{CC} = 5.5 V		24		24	
Δt/Δv	Input transition rise or fall rate			8		8	ns/V
Тд	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		N	T,	₄ = 25°C		SN54A	C564	SN74A	C564	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	l _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
VOH	$I_{OH} = -12 \text{ mA}$	3 V	2.56			2.4	2	2.46		V
		4.5 V	3.86			3.7	15	3.76		
	I _{OH} = -24 mA	5.5 V	4.86			4.7	751	4.76		
		3 V			0.1		2 0.1		0.1	
	l _{OL} = 50 μA	4.5 V			0.1	οn Ω	0.1		0.1	
		5.5 V			0.1	00	0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36	6d	0.5		0.44	V
		4.5 V			0.36		0.5		0.44	
	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
lj	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		80		40	μA
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		4.5						pF



SCAS551D-NOVEMBER 1995 - REVISED OCTOBER 2003

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			25°C	SN54AC564	SN74A		
		MIN	MAX	MIN MAX	MIN	MAX	UNIT
fclock	Clock frequency		75	55		60	MHz
tw	Pulse duration, CLK high or low	6		7.5	7		ns
t _{su}	Setup time, data before CLK↑	2.5		4.5	3		ns
t _h	Hold time, data after CLK↑	2		2.5	2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54AC564	SN74/	SN74AC564	
		MIN	MAX	MIN MA	X MIN	MAX	UNIT
fclock	Clock frequency		95	C) 100	5	85	MHz
tw	Pulse duration, CLK high or low	4		5	5		ns
t _{su}	Setup time, data before CLK↑	2		3.5	2.5		ns
th	Hold time, data after CLK1	2		2.5	2		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	T _A = 25°C			SN54AC564		SN74AC564		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			75			55	-M	60		MHz
^t PLH	<u>ouk</u>		3.5	8.1	14	1	16.5	3.5	15.5	
^t PHL	CLK	Ια	3.5	8.2	12.5	1	A 15	3.5	14	ns
^t PZH	OE	Q	2.5	7.2	11.5	40	13	2.5	12.5	
^t PZL	ÛE	Q	3	7.7	11	170	12.5	3.5	12	ns
^t PHZ	OE	Q	4	8.6	12.5	01 8	14	4.5	13.5	
^t PLZ	UE	Q Q	2	7.3	9.5	v 1	10.5	2.5	10.5	ns

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	T _A = 25°C			SN54AC564		SN74AC564		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			95			85	1E	85		MHz
^t PLH	OLK.	IQ	2	4.9	10.5	1.5	11.5	2	11.5	
^t PHL	CLK	Q	2	5	9.5	1.5	Q 10.5	2	10.5	ns
^t PZH		-	2	5.1	9	1.5	9.5	2	9.5	
^t PZL	OE	Q	1.5	5.2	8.5	1.5	9.5	2	9.5	ns
^t PHZ	OE	Q	2	5.7	10.5	1.5	11.5	2	11.5	20
^t PLZ	0E	Q	1.5	4.8	8	1.5	9	1.5	9	ns


operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONE	TYP	UNIT	
Cpd	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f$	f = 1 MHz	50	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCAS551D-NOVEMBER 1995 - REVISED OCTOBER 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drainig		y	(2)	(6)	(3)		(4/5)	
SN74AC564DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC564	Samples
SN74AC564DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC564	Samples
SN74AC564DWG4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC564	Samples
SN74AC564N	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AC564N	Samples
SN74AC564PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC564	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.




www.ti.com

PACKAGE OPTION ADDENDUM

11-May-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC564DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AC564PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

12-May-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC564DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AC564PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

12-May-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74AC564DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74AC564DWG4	DW	SOIC	20	25	507	12.83	5080	6.6
SN74AC564N	N	PDIP	20	20	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.




DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated