

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

TFT Display Module

Part Number E80RG88060LW6M250-C

Overview:

- 8.0-inch TFT: 800x600 (199x157)
 Transmissive/ Normally White
- 16/18/24- bit RGB Interface
- 3.3V
- CTP I2C Interface
- White LED back-light

- Capacitive Touch Screen
- 250 NITS
- Controllers: EK9713/EK7330, GT9271
- RoHS Compliant



Description

This is a color active matrix TFT (Thin Film Transistor) LCD (Liquid Crystal Display) that uses amorphous silicon TFT as a switching device. This model is composed of a transmissive type TFT-LCD Panel, driver circuit and backlight unit. The resolution of the 8.0" TFT-LCD contains 800x600 pixels and can display up to 65K/262K/16.7M colors.

Features

Low Input Voltage: 3.3V (TYP)

Display Colors of TFT LCD: 65K/262K/16.7M colors

TFT Interface: 16/18/24-bit RGB

CTP Interface: I2C


General Information Items	Specification	Unit	Note
	Main Panel		
TFT Display area (AA)	162.00(H) * 121.50(V) (8.0 inch)	mm	-
CTP View Area	163.00(H)*122.50(V)		
Driver element	TFT active matrix	-	-
Display colors	65K/262K/16.7M	colors	-
Number of pixels	800(RGB)*600	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.0642 (H) x 0.1790 (V)	mm	-
Viewing angle	6:00	o'clock	-
TFT Controller IC	EK9713/EK7330	-	-
CTP Driver IC	GT9271	-	-
Simultaneous Touch Points	10	-	-
Display mode	Transmissive/ Normally White	-	-
Operating temperature	-20∼+70	°C	-
Storage temperature	-30∼+80	°C	-

Mechanical Information

Item		Min	Тур.	Max	Unit	Note
Horizontal(H)			199.00		mm	-
Module size	Vertical(V)		157.00		mm	-
3120	Depth(D)		7.93		mm	-
Weight			TBD		g	-




1. Block Diagram




2. Outline dimensions

2.1 LCM




www.FocusLCDs.com

2.2 CTP



5 www.FocusLCDs.com

2.3 LCM+CTP



6 www.FocusLCDs.com



3. Input Terminal Pin Assignment

3.1 TFT

1 LED+ Anode pin of backlight 2 LED+ Anode pin of backlight 3 LED- Cathode pin of backlight 4 LED- Cathode pin of backlight 5 GND Ground 6 VCOM Common Voltage 7 VCC Power for digital circuit (Note 3) 8 MODE DE/DYNC mode select 9 DE Data input enable 10 VS Vertical sync input 11 HS Horizontal sync input 12 B7 Blue data input (MSB) 13 B6-B1 Blue data input (MSB) 19 B0 Blue data input (MSB) 11 GG-G1 Green data input (MSB) 12 G7 Green data input (MSB) 13 Red data input (MSB) 14 GR-G1 Green data input (MSB) 15 Red data input (MSB) 16 GR-R1 Red data input (MSB) 17 Red data input (MSB) 18 RO Red data input (MSB) 19 RO-R1 Red data input (MSB) 10 RO-R2 RO	3.1			
2 LED+ Anode pin of backlight 3 LED- Cathode pin of backlight 4 LED- Cathode pin of backlight 5 GND Ground 6 VCOM Common Voltage 7 VCC Power for digital circuit (Note 3) 8 MODE DE/DYNC mode select 9 DE Data input enable 10 VS Vertical sync input 11 HS Horizontal sync input 12 B7 Blue data input (MSB) 13 B6-B1 Blue data input (LSB) 19 B0 Blue data input (LSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input (MSB) 22 R6-R1 Red data input (MSB) 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	NO.	Symbol	Description	1/0
3 LED- Cathode pin of backlight 4 LED- Cathode pin of backlight 5 GND Ground 6 VCOM Common Voltage 7 VCC Power for digital circuit (Note 3) 8 MODE DE/DYNC mode select 9 DE Data input enable 10 VS Vertical sync input 11 HS Horizontal sync input 12 B7 Blue data input (MSB) 13 B6-B1 Blue data input (LSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input (MSB) 21 G6-G1 Green data input (MSB) 22 G7 Green data input (MSB) 33 RO Red data input (MSB) 44 Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 1) 44 RESET Global reset pin (Note 1) 45 NC No connection	1	LED+	Anode pin of backlight	Р
4 LED- Cathode pin of backlight 5 GND Ground 6 VCOM Common Voltage 7 VCC Power for digital circuit (Note 3) 8 MODE DE/DYNC mode select 9 DE Data input enable 10 VS Vertical sync input 11 HS Horizontal sync input 12 B7 Blue data input (MSB) 13 B6-B1 Blue data input (LSB) 19 B0 Blue data input (MSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input (LSB) 22 G7 Green data input (LSB) 23 R7 Red data input (LSB) 24 R7 Red data input (LSB) 25 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	2	LED+	Anode pin of backlight	Р
5 GND Ground 6 VCOM Common Voltage 7 VCC Power for digital circuit (Note 3) 8 MODE DE/DYNC mode select 9 DE Data input enable 10 VS Vertical sync input 11 HS Horizontal sync input 12 B7 Blue data input (MSB) 13 B6-B1 Blue data input (MSB) 19 B0 Blue data input (LSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input (LSB) 27 G0 Green data input (MSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input (MSB) 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5)	3	LED-	Cathode pin of backlight	Р
6 VCOM Common Voltage 7 VCC Power for digital circuit (Note 3) 8 MODE DE/DYNC mode select 9 DE Data input enable 10 VS Vertical sync input 11 HS Horizontal sync input 12 B7 Blue data input 13 B6-B1 Blue data input 19 B0 Blue data input 19 B0 Blue data input (LSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input (LSB) 27 G0 Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input (LSB) 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) </td <td>4</td> <td>LED-</td> <td>Cathode pin of backlight</td> <td>Р</td>	4	LED-	Cathode pin of backlight	Р
7 VCC Power for digital circuit (Note 3) 8 MODE DE/DYNC mode select 9 DE Data input enable 10 VS Vertical sync input 11 HS Horizontal sync input 12 B7 Blue data input (MSB) 13 B6-B1 Blue data input (LSB) 19 B0 Blue data input (MSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input (LSB) 22 G7 Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input (MSB) 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	5	GND	Ground	Р
8 MODE DE/DYNC mode select 9 DE Data input enable 10 VS Vertical sync input 11 HS Horizontal sync input 12 B7 Blue data input (MSB) 13 B6-B1 Blue data input (LSB) 19 B0 Blue data input (LSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input (LSB) 22 G0 Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input (MSB) 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	6	VCOM	Common Voltage	ı
9 DE Data input enable 10 VS Vertical sync input 11 HS Horizontal sync input 12 B7 Blue data input (MSB) IJ, 13 B6-B1 Blue data input (LSB) IJ, 19 B0 Blue data input (LSB) IJ, 20 G7 Green data input (MSB) IJ, 21 G6-G1 Green data input (LSB) IJ, 27 G0 Green data input (LSB) IJ, 28 R7 Red data input (MSB) IJ, 29 R6-R1 Red data input (LSB) IJ, 35 R0 Red data input (LSB) IJ, 36 GND Power ground IJ, 37 DCLK Sample clock IJ, 38 GND Power ground IJ, 39 L/R Right/left selection (Note 2 & 5) IJ, 40 U/D Up/down selection (Note 2 & 5) 41 VGL Gate off voltage IJ, 44 RESET Global reset pin (Note 1) 45 NC No connection	7	VCC	Power for digital circuit (Note 3)	I
10 VS Vertical sync input 11 HS Horizontal sync input 12 B7 Blue data input (MSB) 13 B6-B1 Blue data input (LSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input (MSB) 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	8	MODE	DE/DYNC mode select	1
11 HS Horizontal sync input 12 B7 Blue data input (MSB) 13 B6-B1 Blue data input (LSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input 27 G0 Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input (MSB) 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	9	DE	Data input enable	I
12 B7 Blue data input (MSB) 13 B6-B1 Blue data input 19 B0 Blue data input (LSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input 27 G0 Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	10	VS	Vertical sync input	I
13 B6-B1 Blue data input 19 B0 Blue data input (LSB) 20 G7 Green data input (MSB) 21 G6-G1 Green data input 27 G0 Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	11	HS	Horizontal sync input	I
19 B0 Blue data input (LSB) 19 G7 Green data input (MSB) 21 G6-G1 Green data input 27 G0 Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	12	В7	Blue data input (MSB)	1/0
20 G7 Green data input (MSB) 21 G6-G1 Green data input 27 G0 Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	13	B6-B1	Blue data input	1/0
21 G6-G1 Green data input 27 G0 Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	19	В0	Blue data input (LSB)	1/0
27 GO Green data input (LSB) 28 R7 Red data input (MSB) 29 R6-R1 Red data input 35 RO Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	20	G7	Green data input (MSB)	1/0
28 R7 Red data input (MSB) 29 R6-R1 Red data input 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	21	G6-G1	Green data input	1/0
29 R6-R1 Red data input 35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	27	G0	Green data input (LSB)	1/0
35 R0 Red data input (LSB) 36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	28	R7	Red data input (MSB)	1/0
36 GND Power ground 37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	29	R6-R1	Red data input	1/0
37 DCLK Sample clock 38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	35	R0	Red data input (LSB)	1/0
38 GND Power ground 39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	36	GND	Power ground	Р
39 L/R Right/left selection (Note 2 & 5) 40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	37	DCLK	Sample clock	1
40 U/D Up/down selection (Note 2 & 5) 41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	38	GND	Power ground	Р
41 VGH Gate on voltage 42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	39	L/R	Right/left selection (Note 2 & 5)	1
42 VGL Gate off voltage 43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	40	U/D	Up/down selection (Note 2 & 5)	I
43 AVDD Power for analog circuit 44 RESET Global reset pin (Note 1) 45 NC No connection	41	VGH	Gate on voltage	Р
44 RESET Global reset pin (Note 1) 45 NC No connection	42	VGL	Gate off voltage	Р
45 NC No connection	43	AVDD	Power for analog circuit	Р
	44	RESET	Global reset pin (Note 1)	I
	45	NC	No connection	
46 VCOM Common voltage	46	VCOM	Common voltage	I
47 DITHB Dithering function (Note 4)	47	DITHB	Dithering function (Note 4)	I
48 GND Power ground	48	GND	Power ground	Р
49 NC No connection	49	NC	No connection	
50 NC No connection	50	NC	No connection	

I: Input, O: Output, P: Power

Note 1.) Global reset pin. Active low to enter reset state. For stability, it Is suggested to connect with an RC reset circuit. Normally pull high.



Notes 2.) Selection of scanning mode.

Setting of scan control input mode		Scanning Direction
U/D	R/L	
GND	VCC	Up to down, Left to Right
VCC	GND	Down to up, right to left
GND	GND	Up to down, right to left
VCC	VCC	Down to up, left to right


Note 3.) DE/SYNC mode select. Normally pull high.

H: DE mode L: HS/VS mode

Note 4.) Dithering function enable control. Normally pull high.

DITHB='1', Disable internal dithering function. For 18-bit RGB interface, connect two LSB's of all RGB data buses to ground.

Note 5.) Definition of scanning direction:



3.2 CTP

No.	Symbol	Description	I/O
1	GND	Ground	Р
2	VDDIO	I/O power supply voltage	Р
3	VDD	Supply voltage	Р
4	SCL	I2C clock input	1
5	SDA	I2C data input and output	1/0
6	INT	External interrupt to the host	- 1
7	RST	External reset, low is active	I
8	GND	Ground	Р



4. LCD Optical Characteristics

4.1 Optical Specifications

Item	Item Symbol Condi		Condition	Min	Тур.	Max	Unit	Note
Contrast F	Ratio	CR	CR		500			(2)
Luminanc	e	L			250		cd/m²	(3)
	Rising	TR	Θ = φ = 0		10	20	msec	(4)
Response time			Normal		15	30	111360	(4)
Uniformity Yu		Yu	viewing angle	70	75		%	(5)
Color Filter	White	W _X		0.26	0.31	0.36		
Chromaticity	vviiite	W_Y		0.28	0.33	0.38		(5)(6)
	Hor.	ΘL	ф=180° (9 o'clock)	60	70			
Viewing angle	1101.	ΘR	φ=0° (3 o'clock)	60	70		dograa	
Viewing angle	Ver.	Θт	ф=90° (12 o'clock)	40	50		degree	(1)(6)
	V C1 .	Θв	ф=270° (6 o'clock)	60	70			
Option View Direction 12:00						(1)		

9

4.2 Measuring Condition

VDD = 3.3V, IL = 180mA (Backlight current)


Ambient temperature: 25 ± 2°C


15min. warm-up time



Optical Specification Reference Notes:

(1) Definition of Viewing Angle: The viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3,9 o'clock direction and the vertical or 6,12 o'clock direction with respect to the optical axis which is normal to the LCD surface.








(2) Definition of Contrast Ratio (Cr): measured at the center point of panel. The contrast ratio (Cr) measured on a module, is the ratio between the luminance (Lw) in a full white area (R=G=B=1) and the luminance (Ld) in a dark area (R=G=B=0).

$$Cr = \frac{Lw}{Ld}$$

(3) Definition of transmittance (T%): The transmittance of the panel including the polarizers is measured with electrical driving.




The transmittance is defined as:

$$Tr = \frac{It}{Io} x 100\%$$

Io = the brightness of the light source. It = the brightness after panel transmission

(4) Definition of Response Time (Tr, Tf): The rise time 'Tr' is defined as the time for luminance to change from 90% to 10% as a result of a change of the electrical condition. The fall time 'Tf' is defined as the time for luminance to change from 10% to 90% as a result of a change of the electrical condition.





(5) Definition of Color Gamut: Measuring machine CFT-01. NTSC's Primaries: R(x,y,Y), G(x,y,Y), B(x,y,Y). FPM520 of Westar Display Technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics. The color chromaticity shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel.





Fig. 1931 CIE chromacity diagram

Color gamut:
$$S = \frac{\text{Area of RGB triangle}}{\text{Area of NTSC triangle}} \times 100\%$$


(6) Definition of Optical Measurement Setup:






(6) Optical Measurement Setup Continued:

The LCD module should be stabilized at a given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 20 minutes.



Horizontal Dimension





5. TFT LCM Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 °C, VSS=0V)

Characteristics	Symbol	Min	Max	Unit
Digital Supply Voltage	VDD	-0.5	5.0	V
Digital Interface Supply Voltage	VDDIO	-0.5	VDD+0.3	V
Operating Temperature	ТОР	-20	+70	°C
Storage Temperature	TST	-30	+80	°C

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min	Тур.	Max	Unit	Note
Digital Supply Voltage	Vdd	3.0	3.3	3.6	V	
Digital Interface Supply Voltage	VDDIO	3.0	3.3	3.6	V	
	Icc		5.5	10	mA	VGH=16.0V
Normal Mode Current	IGН		0.2	0.5	mA	VGL=7.0V
Consumption	IGL		0.2	1.0	mA	Vcc=3.3V
,	IAVDD		32	50	mA	AVDD=10.4V
Level input voltage	VIH	0.7VDDIO		VDDIO	٧	
Level input voitage	VIL	GND		0.3VDDIO	V	
Level output voltage	VOH	0.8 VDDIO		VDDIO	V	
Level output voltage	VOL	GND		0.2 VDDIO	V	




5.3 LED Backlight Characteristics

The backlight system is edge lighting type with 27 chips LED.


Item	Symbol	Min	Тур.	Max	Unit	Note
Forward Current	IF	162	180	198	mA	
Forward Voltage	VF	9.3	9.9	10.5	V	
LCM Luminance	LV	400			cd/m2	Note 3
LED lifetime	Hr	20000			hour	Note1 & 2
Uniformity	AVg	80		1	%	Note 3

Note 1: LED lifetime (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25 ± 3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED lifetime" is defined as the module brightness decrease to 50% original brightness at $Ta=25^{\circ}C$ and IL=180mA. The LED lifetime could be decreased if operating IL is larger than 180mA. The constant current driving method is suggested.



Note 3: Luminance Uniformity of these 9 points is defined as below:





6. TFT Timing Characteristics

6.1 AC Electrical Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Note
HS setup time	That	8			ns	
HS hold time	Thhd	8			ns	
VS setup time	Tvst	8			ns	
VS hold time	Tvhd	8			ns	
Data setup time	Tdsu	8			ns	
Data hold time	Tdhd	8			ns	
DE setup time	Tesu	8			ns	
DE hold time	Tehd	8			ns	
VDD power on slew rate	Tpor			20	ms	
RSTB pulse width	TRst	10			us	
CLKIN cycle time	Tcoh	20			ns	
CLKIN pulse duty	Tcwh	40	50	60	%	
Output stable time	Tsst			6	us	

Table 6.1: AC Electricall Input Display Timing Characteristics

6.2 Horizontal and Vertical Timing Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Note
Horizontal Display Area	thd		800		DCLK	
DCLK Frequency	fclk		40	50	MHz	
One Horizontal Line	th	862	1056	1200	DCLK	
HS Pulse Width	thpw	1		40	DCLK	
HS Back Porch (Blanking)	thb	46	46	46	DCLK	
HS Front Porch	thfp	16	210	354	DCLK	


Table 6.2: Horizontal Timing Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Note
Vertical Display Area	tvd		600		th	
VS period time	tv	624	635	700	th	
VS pulse width	tvpw	1		20	th	
VS Back Porch (Blanking)	tvb	23	23	23	th	
VS Front Porch	tvfp	1	12	77	th	

Table 6.3: Vertical Timing Characteristics



6.3 Timing Diagrams






Figure 6.1: Clock and Data Input Timing Diagram



7. CTP Specification

7.1 Absolute Maximum Rating

Item	Symbol	Min	Max	Unit	Note
Power Supply Voltage	VDD	-0.3	3.47	V	1
I/O Digital Voltage	VDDIO	-0.3	3.47	V	1
Operating Temperature	Т	-20	+70	°C	-
Storage Temperature	T _{ST}	-30	+80	°C	-

Table 7.1: CTP Absolute Maximum Rating Characteristics

Note 1: If used beyond the absolute maximum ratings, GT9271 may permanently damage. It is strongly recommended that the device be used within the electrical characteristics in normal operations. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.

7.2 DC Electrical Characteristics (TA=25°C)


Item	Symbol	Condition	Min	Тур.	Max	Unit	Note
Digital supply voltage	VDD		2.8		3.3	V	
I/O Digital supply voltage	VDDIO		1.8		3.3	٧	
Normal operation mode current consumption	l _{opr}	VDD=2.8V		13		mA	
Monitor mode current consumption	I _{mon}	Ta=25°C MCLK=17.5		4.5		mA	
Sleep mode current consumption	I _{sip}	MHz	70		120	uA	
Level input voltage	V_{IH}		0.75VDDIO		VDDIO+0.3	٧	
Level input voitage	V_{IL}		-0.3		0.25VDDIO	>	
I avail availavailavaila	V_{OH}	I _{OH} =-0.1mA	0.85VDDIO			٧	
Level output voltage	V _{OL}	I _{OL} =0.1mA			0.15VDDIO	٧	

Table 7.2: CTP DC Electrical Characteristics



7.3 I2C Interface Characteristics

GT9271 provides a standard I2C interface for SCL and SDA to communicate with the host. GT9271 always serves as slave device in the system with all communication being initialized by the host. It is recommended that transmission rate be kept at or below 400kbps. The figure shown below is the I2C timing:



Parameter	Symbols	Condition	Min	Max	Units
SCL low period	tlo		1.3		us
SCL high period	thi		0.6		us
SCL setup time for start condition	t st1		0.6		us
SCL setup time for stop condition	t st3		0.6		us
SCL hold time for start condition	thd1		0.6		us
SDA setup time	t st2		0.1		us
SDA hold time	thd2		0		us

Table 7.3: I2C AC Characteristics, 1.8V interface voltage, 400kbps transmission rate, 2k pull-up resistor

Parameter	Symbols	Condition	Min	Max	Units
SCL low period	tlo		1.3		us
SCL high period	thi		0.6		us
SCL setup time for start condition	t st1		0.6		us
SCL setup time for stop condition	tst3		0.6		us
SCL hold time for start condition	thd1		0.6		us
SDA setup time	t st2		0.1		us
SDA hold time	thd2		0		us

Table 7.4: I2C AC Characteristics, 3.3V interface voltage, 400kbps transmission rate, 2k pull-up resistor



GT9271 supports two I2C slave addresses: 0xBA/0xBB and 0x28/0x29. The host can select the address by changing the status of Reset and INT pins during the power-on initialization phase. The configuration methods and timings are shown below:




Figure 7.1: I2C Power on Timing




Figure 7.2: I2C Host Resetting Timing




Figure 7.3: Setting Slave Address to 0x28/0x29 Timing






Figure 7.4: Setting Slave Address to 0xBA/0xBB Timing

Data Transmission (ex. 0xBA/0xBB)

Communication is always initiated by the host. Valid start condition is signaled by pulling SDA line from high to low when SCL is high. Data flow or address is transmitted after the start condition.

All slave devices connected to I2C bus should detect the 8-bit address issued after start condition and send the correct ACK. After receiving matching address, GT9271 acknowledges by configuring SDA line as output port and pulling SDA line low during the ninth SCL cycle. When receiving unmatched address, namely not 0xBA or 0xBB, GT9271 will stay in an idle state.

For data bytes on SDA, each of the 9 serial bits will be sent on nine SCL cycles. Each data byte consists of 8 valid data bits and one ACK or NACK bit sent by the recipient. The data transmission is valid when SCL line is high. When communication is completed the host will issue the stop condition. Stop condition implies the transition of SDA line from low to high when SCL is high.

Writing Data to GT9271

The diagram displays the timing sequence of the host writing data onto GT9271. First the host issues a start condition. The host sends 0xBA (address bits and R/W bit; R/W bit as 0 indicates write operation) to the slave device. After receiving ACK, the host sends the 16-bit register address (where writing starts) and the 8-bit data bytes (to be written onto the register)



The location of the register address pointer will automatically add 1 every write operation. When the host needs to perform write operations on a group of registers of continuous addresses it can write continuously. The write operation is terminated when the host issues the stop condition.

Reading Data from GT9271

The diagram below is the timing sequence of the host reading data from GT9271. The host issues the start condition and sends 0xBA (Address bits and R/W bit, R/W bit as 0 indicates write operation) to the slave device. After receiving ACK, the host sends the 16-bit register address (where reading starts) to the slave device. Then the host sets register addresses which need to be read.



The host issues the start condition once again and sends 0xBB (read operation). After receiving ACK, the host starts to read the data. GT9271 also supports continuous read operation. When receiving a byte of data, the host sends an ACK signal indicating successful reception. After receiving the last byte of data, the host sends a NACK signal followed by a STOP condition which terminates communication.



8. Cautions and Handling Precautions

8.1 Handling and Operating the Module

- 1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assemblywork.
- 2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- 3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch thesurface.
- 4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
- 5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or softcloth.
- 6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- 7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- 8. Protect the module from static; it may cause damage to the CMOSICs.
- 9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- 10. Do not disassemble the module.
- 11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- 12. Pins of I/F connector shall not be touched directly with bare hands.
- 13. Do not connect, disconnect the module in the "Power ON" condition.
- 14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence

8.2 Storage and Transportation.

- 1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- 2. Do not store the TFT-LCD module in direct sunlight.
- 3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- 4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- 5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.