

www.ti.com SCHS369-NOVEMBER 2008


CMOS HEX VOLTAGE-LEVEL SHIFTER FOR TTL-TO-CMOS or CMOS-TO-CMOS OPERATION

FEATURES

- Independence of Power-Supply Sequence Considerations – V_{CC} Can Exceed V_{DD}; Input Signals Can Exceed Both V_{CC} and V_{DD}
- Up and Down Level-Shifting Capability
- Shiftable Input Threshold for Either CMOS or TTL Compatibility
- Standardized Symmetrical Output Characteristics
- 100% Tested for Quiescent Current at 20 V
- Maximum Input Current of 1 μA at 18 V Over Full Package-Temperature Range: 100 nA at 18 V and 25°C
- 5 V, 10 V, and 15 V Parametric Ratings
- Meets All Requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
 Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



(1) Additional temperature ranges are available - contact factory

DESCRIPTION

CD4504B hex voltage level-shifter consists of six circuits which shift input signals from the V_{CC} logic level to the V_{DD} logic level. To shift TTL signals to CMOS logic levels, the SELECT input is at the V_{CC} HIGH logic state. When the SELECT input is at a LOW logic state, each circuit translates signals from one CMOS level to another.

ORDERING INFORMATION(1)

| T _A | PAC | KAGE ⁽²⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|---------------------|-----------------------|------------------|
| -55°C to 125°C | TSSOP - PW | Reel of 2000 | CD4504BMPWREP | 4504BEP |

⁽¹⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|--|--|-------------|---|------|
| V_{DD} | DC supply-voltage range, voltages referenced to V _{SS} termin | al | -0.5 | +20 | V |
| | Input voltage range, all inputs | | -0.5 | V _{CC} + 0.5 | V |
| | DC input current, any one input | | | ±10 | mA |
| | | $T_A = -55^{\circ}C \text{ to } +100^{\circ}C$ | | 500 Derate Linearly at 12 mV 200 nW | |
| P _D | Power dissipation per package | T _A = +100°C to +125°C | Derate Line | | |
| | Device dissipation per output transistor, for TA = full package-temperature range (all package types) | | | 100 | mW |
| T _A | Operating temperature range | | -55 | +125 | °C |
| θ_{JA} | Package thermal impedance ⁽¹⁾ | | | 91.1 | °C/W |
| T _{stg} | Storage temperature range | | -85 | +150 | °C |
| | Lead temperature (during soldering), at distance 1/16 \pm 1/32 10 s max | 2 inch (1.59 \pm 0.79 mm) from case for | | +265 | °C |

⁽¹⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

www.ti.com SCHS369-NOVEMBER 2008

STATIC ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| | | | CONDI | TIONS | | LIN | MITS AT | INDICA | TED TE | MPERA | TURES (| °C) | | |
|--|----------------|-------|-----------------|-----------------|-----------------|------------|---------|--------|--------|-------|-------------------|------|------|--|
| CHARAC | CTERISTIC | ٧o | V _{IN} | V _{cc} | V _{CC} | | 40 | .05 | 105 | | +25 | | UNIT | |
| | | (V) | (V) | (V) | (V) | –55 | -40 | +85 | +125 | MIN | TYP | MAX | | |
| | | | 0, 5 | 5 | 5 | 1.5 | 1.5 | 1.5 | 1.5 | | 0.02 | 1.5 | ^ | |
| Quiescent device c | urrent, | | 0, 10 | 5 | 10 | 2 | 2 | 2 | 2 | | 0.02 | 2 | mA | |
| I_{DD} max and I_{CC} in | CMOS-CMOS mode | | 0, 15 | 5 | 15 | 4 | 4 | 120 | 120 | | 0.02 | 4 | ^ | |
| | | 0, 20 | 5 | 20 | 20 | 20 | 600 | 600 | | 0.04 | 20 | μΑ | | |
| | | | 0, 5 | 5 | 5 | 5 | 5 | 6 | 6 | | 2.5 | 5 | | |
| Quiescent device c | | | 0, 10 | 5 | 10 | 5 | 5 | 6 | 6 | | 2.5 | 5 | mA | |
| ICC Max 112 OWO | o mode | | 0, 15 | 5 | 15 | 5 | 5 | 6 | 6 | | 2.5 | 5 | | |
| | | 0.4 | 0, 5 | | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | | | |
| Output low (sink) co | urrent, | 0.5 | 0, 10 | | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | | | |
| IOL IIIII | | 1.5 | 0, 15 | | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | | | |
| | | 4.6 | 0, 5 | | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | -1 | | mA | |
| Output high (source | e) current, | 2.5 | 0, 5 | | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | | | |
| I _{OH} min | | 9.5 | 0, 10 | | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | | - | |
| | | 13.5 | 0, 15 | | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | | | |
| | | | 0, 5 | | 5 | 0.05 | | | 0 | 0.05 | | | | |
| Output voltage: low-level, V _{OL} max | | | 0, 10 | | 10 | 0.05 | | | | | 0 | 0.05 | | |
| iow ievei, vol max | | | 0, 15 | | 15 | | 0. | 05 | | | 0 | 0.05 | | |
| | | | 0, 5 | | 5 | | 4. | 95 | | 4.95 | 5 | | | |
| Output voltage: high-level, V _{OH} min | 1 | | 0, 10 | | 10 | | 9. | 95 | | 9.95 | 10 | | | |
| riigir icvci, v _{OH} riiiri | | | 0, 15 | | 15 | | 14 | .95 | | 14.95 | 15 | | 1 | |
| | TTL-CMOS | 1 | | 5 | 10 | | 0 | .8 | | | | 0.8 | | |
| | TTL-CMOS | 1 | | 5 | 15 | | 0 | .8 | | | | 0.8 | | |
| Input low voltage, V _{IL} max ⁽¹⁾ | CMOS-CMOS | 1 | | 5 | 10 | | 1 | .5 | | | | 1.5 | V | |
| VIL Max | CMOS-CMOS | 1.5 | | 5 | 15 | | 1 | .5 | | | | 1.5 | | |
| | CMOS-CMOS | 1.5 | | 10 | 15 | | | 3 | | | | 3 | 1 | |
| | TTL-CMOS | 9 | | 5 | 10 | | | 2 | | 2 | | | 1 | |
| | TTL-CMOS | 13.5 | | 5 | 15 | | | 2 | | 2 | | | 1 | |
| Input high voltage, V _{IH} min ⁽¹⁾ | CMOS-CMOS | 9 | | 5 | 10 | | 3 | .5 | | 3.5 | | | 1 | |
| AIH IIIIII | CMOS-CMOS | 13.5 | | 5 | 15 | | 3 | .5 | | 3.5 | | | _ | |
| | CMOS-CMOS | 13.5 | | 10 | 15 | | | 7 | | 7 | | | | |
| Input current, I _{IN} ma | ax | | 0, 18 | | 18 | ±0.1 | ±0.1 | ±1 | ±1 | | ±10 ⁻⁵ | ±0.1 | μΑ | |

⁽¹⁾ Applies to the six input signals. For mode control (P13), only the CMOS-CMOS ratings apply.




Figure 1. Typical Output Low (sink) Current Characteristics




Figure 2. Minimum Output Low (sink) Current Characteristics




Figure 3. Typical Output High (source) Current Characteristics

Submit Documentation Feedback

SCHS369-NOVEMBER 2008 www.ti.com




Figure 4. Minimum Output High (source) Current Characteristics

SCHS369-NOVEMBER 2008 www.ti.com



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| | CHARACTERISTIC | MIN | MAX | UNIT |
|----------|--|-----|-----|------|
| V_{DD} | Supply-voltage range (for T _A = full package temperature range) | 5 | 18 | V |

DYNAMIC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C, \; Input \; t_r, t_f = 20 \; ns, \; C_L = 50 \; pF, \; R_L = 200 \; \Omega$

| | CHARACTERICTIC | CHIETING MODE | V _{cc} | V _{DD} | LIMI | TS | LINUT |
|-----------------------|---------------------------------|--------------------------------|-----------------|-----------------|------|-----|-------|
| | CHARACTERISTIC | SHIFTING MODE | (V) | (V) | TYP | MAX | UNIT |
| | | TTL to CMOS | 5 | 10 | 140 | 280 | |
| | | $V_{DD} > V_{CC}$ | 5 | 15 | 140 | 280 | |
| | | | 5 | 10 | 120 | 240 | |
| | Dropogation delays high to law | CMOS to CMOS $V_{DD} > V_{CC}$ | 5 | 15 | 120 | 240 | |
| t _{PHL} | Propagation delay: high-to-low, | *DD > *GC | 10 | 15 | 70 | 140 | ns |
| | | | 10 | 5 | 275 | 550 | |
| | | CMOS to CMOS $V_{CC} > V_{DD}$ | 15 | 5 | 275 | 550 | |
| | | *CC > *DD | 15 | 10 | 70 | 140 | |
| | | TTL to CMOS | 5 | 10 | 140 | 280 | ns |
| | | $V_{DD} > V_{CC}$ | 5 | 15 | 140 | 280 | |
| | | | 5 | 10 | 120 | 240 | |
| | Propagation delay: low-to-high | CMOS to CMOS $V_{DD} > V_{CC}$ | 5 | 15 | 120 | 240 | |
| t _{PLH} | Propagation delay. low-to-nigh | *DD > *GC | 10 | 15 | 70 | 140 | |
| | | | 10 | 5 | 200 | 400 | |
| | | CMOS to CMOS $V_{CC} > V_{DD}$ | 15 | 5 | 200 | 400 | |
| | | יטט י | 15 | 10 | 60 | 120 | |
| | | | | 5 | 100 | 200 | |
| t_{THL} , t_{TLH} | Transition time | All modes | | 10 | 50 | 100 | ns |
| | | | | 15 | 40 | 80 | |
| C _{IN} | Input capacitance | Any input | | | 5 | 7.5 | pF |




Figure 5. Quiescent Device Current



www.ti.com




Figure 6. Input Current




Figure 7. Input Voltage




Figure 8. Typical Input Switching as a Function of High-Level Supply Voltage (SELECT at V_{CC} – CMOS Mode




Figure 9. Typical Input Switching as a Function of High-Level Supply Voltage (SELECT at V_{SS} – TTL Mode)





Figure 10. High-Level Supply Voltage vs. Low-Level Supply Voltage



A. Dimensions in parentheses are in millimeters and are derived form the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

Figure 11. Dimensions and Pad Layout



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| CD4504BMPWREP | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | 4504BEP | Samples |
| V62/09606-01XE | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | 4504BEP | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF CD4504B-EP:

• Military: CD4504B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION



| | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD4504BMPWREP | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD4504BMPWREP | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated