



# 74LVX14 Low Voltage Hex Inverter with Schmitt Trigger Input

#### **Features**

- Input voltage level translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

### **General Description**

The LVX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitterfree output signals. In addition, they have a greater noise margin than conventional inverters.


The LVX14 has hysteresis between the positive-going and negative-going input thresholds (typically 1.0V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations.

The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.


## **Ordering Information**

Order Number	Package Number	Package Description
74LVX14M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVX14SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX14MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.




# **Connection Diagram**



# **Pin Description**

Pin Names	Description
In	Inputs
$\overline{O}_{n}$	Outputs

# **Logic Symbol**



# **Truth Table**

Input	Output
Α	O
L	Н
Н	L

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current, V <sub>I</sub> = -0.5V	–20mA
V <sub>I</sub>	DC Input Voltage	-0.5V to 7V
I <sub>OK</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
V <sub>O</sub>	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>O</sub>	DC Output Source or Sink Current	±25mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	±50mA
T <sub>STG</sub>	Storage Temperature	−65°C to +150°C
Р	Power Dissipation	180mW

# Recommended Operating Conditions<sup>(1)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	2.0V to 3.6V
V <sub>I</sub>	Input Voltage	0V to 5.5V
Vo	Output Voltage	0V to V <sub>CC</sub>
T <sub>A</sub>	Operating Temperature	–40°C to +85°C

#### Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

				Т,	<sub>գ</sub> = +25՝	°C	T <sub>A</sub> = -4	10°C to 5°C	
Symbol	Parameter	V <sub>CC</sub>	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
V <sub>t</sub> +	Positive Threshold	3.0				2.2		2.2	V
V <sub>t</sub> -	Negative Threshold	3.0		0.9			0.9		V
V <sub>H</sub>	Hysteresis	3.0		0.3		1.2	0.3	1.2	V
V <sub>OH</sub>	HIGH Level Output Voltage	2.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -50\mu\text{A}$	1.9	2.0		1.9		V
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -50\mu\text{A}$	2.9	3.0		2.9		
			$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -4\text{mA}$	2.58			2.48		
V <sub>OL</sub>	LOW Level Output Voltage	2.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 50 \mu A$		0.0	0.1		0.1	V
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 50 \mu A$		0.0	0.1		0.1	
			$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 4\text{mA}$			0.36		0.44	
I <sub>IN</sub>	Input Leakage Current	3.6	V <sub>IN</sub> = 5.5V or GND			±0.1		±1.0	μΑ
I <sub>CC</sub>	Quiescent Supply Current	3.6	$V_{IN} = V_{CC}$ or GND			2.0		20	μА

# Noise Characteristics<sup>(2)</sup>

				$T_A =$	25°C	
Symbol	Parameter	V <sub>CC</sub> (V)	C <sub>L</sub> (pF)	Тур.	Limit	Units
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	50	0.3	0.5	V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	50	-0.3	-0.5	V
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	3.3	50		2.0	V
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	3.3	50		0.8	V

#### Note:

2. Input  $t_r = t_f = 3ns$ 

#### **AC Electrical Characteristics**

				T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C			
Symbol	Parameter	V <sub>CC</sub> (V)	C <sub>L</sub> (pF)	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time	2.7	15		8.7	16.3	1.0	19.5	ns
			50		11.2	19.8	1.0	23.0	
		3.3 ± 0.3	15		6.8	10.6	1.0	12.5	
			50		9.3	14.1	1.0	16.0	
tosch, toshc	Output to Output Skew <sup>(3)</sup>	2.7	50			1.5		1.5	ns
		3.3				1.5		1.5	

#### Note:

3. Parameter guaranteed by design  $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$ ,  $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$ 

# Capacitance

		1	Γ <sub>A</sub> = +25°	С	T <sub>A</sub> = -4	10°C to 5°C	
Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Units
C <sub>IN</sub>	Input Capacitance		4	10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance <sup>(4)</sup>		21				pF

#### Note

4. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the eqation:  $I_{CC(opr.)} = \frac{C_{PD} V_{CC} f_{IN} I_{CC}}{6 (per Gate)}$ 



Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/




Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/



http://www.fairchildsemi.com/packaging/





ACEx<sup>®</sup> Build it Now™ CorePLUS™ CROSSVOLT™ CTL™

Current Transfer Logic™ EcoSPARK<sup>®</sup> EZSWITCH™ \*

Fairchild<sup>®</sup> Fairchild Semiconductor®

FACT Quiet Series™  $\mathsf{FACT}^{\scriptscriptstyle{\$}}$ 

FAST® FastvCore™ FlashWriter<sup>®</sup>\* FPS™  $\mathsf{FRFET}^{\scriptscriptstyle{\circledR}}$ 

Global Power Resource<sup>sм</sup>

Green FPS™

Green FPS™e-Series™

GTO™ i-Lo™ IntelliMAX™

ISOPLANAR™ MegaBuck™

MICROCOUPLER™

MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC®

OPTOPLANAR®

PDP-SPM™ Power220® POWEREDGE® Power-SPM™  $\mathsf{PowerTrench}^{^{\circledR}}$ 

Programmable Active Droop™

QS™

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM<sup>®</sup> STEALTH™ SuperFET™ SuperSOT™3 SuperSOT™6

SuperSOT™8

SYSTEM ® The Power Franchise® pwer franchise TinyBoost™ TinyBuck™ TinyLogic<sup>®</sup> TINYOPTO™

SupreMOS™

SyncFET™

TinyPower™ TinyPWM™ TinyWire™ SerDes™ **UHC®** Ultra FRFET™ UniFET™

VCX™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to