

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

- Reduced-Power Versions of SN54196, SN54197, SN74196, and SN74197
 50-MHz Counters
- D-C Coupled Counters Designed to Replace Signetics 8280, 8281, 8290, and 8291 Counters in Most Applications
- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Counts at Input Frequencies from 0 to 35 MHz
- Input Clamping Diodes Simplify System Design

description


These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (SN54177, SN74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.


These high-speed counters will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.


All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The circuits are compatible with most TTL logic families. Typical power dissipation is

SN54176, SN54177 . . . J PACKAGE SN74176, SN74177 . . . N PACKAGE (TOP VIEW)



logic symbols†





[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

150 milliwatts. The SN54176 and SN54177 circuits are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $\,^{\circ}\text{C}$; the SN74176 and SN74177 circuits are characterized for operation from 0 $\,^{\circ}\text{C}$ to 70 $\,^{\circ}\text{C}$.

Texas Instruments

2

TTL Devices

typical count configurations

SN54176 and SN74176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND **BINARY COUNTERS/LATCHES**

- 1. When used as a binary-coded-decimal decade counter, the clock-2 input must be externally connected to the QA output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at right.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the QD output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output QA in accordance with the bi-quinary function table.

FUNCTION TABLES SN54176, SN74176

DECADE (BCD) (See Note A)

BI-QUINARY (5-2) (See Note B)

COUNT		OUT	PUT	
COONT	α _D	σc	αB	Φ
0	L	L	L	۲
1	L	L	L	н
2	L.	L	н	L
3	L	L	н	н
4	L	н	L	L
5	L	Н	L	н
6	Ļ	н	н	L
7	L	H	н	н
8	н	L	L	L
9	н	L	L	н

COUNT		OUT	PUT	
COUNT	QΑ	σ_{D}	αc	
0	L	L	L	L
1	L	Ļ	L	Н
2	L	L	Н	L
3	L	L	н	н
4	L	н	L	L
5	н	L	L	L
6	н	L	L	н
7	н	L	н	L
8	н	L	н	н
9	н	н	L	L

H = high level, L = low level

NOTES: A. Output QA connected to clock-2 input.

B. Output QD connected to clock-1 input.

3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the QB, QC, and QD outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

SN54177 and SN74177

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:

- 1. When used as a high-speed 4-bit ripple-through counter, output QA must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the QA, QB, QC, and QD outputs as shown in the function table at right.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input, Simultaneous frequency divisions by 2, 4, and 8 are available at the QB, QC, and QD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.


FUNCTION TABLE SN54177, SN74177 (See Note A)

COUNT		OUT	PUT		
COON	ð				
0	L	L	L	٦	
1	L	L	L	н	
2	L	L	Н	L	
3	L	L	н	н	
4	L	н	L	L	
5	L	Н	L	н	
6	Ł	Н	н	L	
7	Ł	Н	Н	н	
8	н	L	L	L	
9	н	L	L	н	
10	н	L	Н	L	
11	н	L	н	н	
12	н	н	L	L	
13	н	н	L	н	
14	н	н	н	L	
15	н	Н	Н	н	

H = high level, L = low level

NOTE A: Output QA connected to clock-2 input.










SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		 							7 V
Input voltage ,		 							5.5 V
Interemitter voltage (see Note 2)		 							5.5 V
Operating free-air temperature range:	SN54176, SN54177 Circuits						-55	°C to	125°C
	SN74176, SN74177 Circuits							0°C	:o 70°C
Storage temperature range		 					-65°	°C to	150°C

- NOTES: 1. Voltage values are with respect to network ground terminal.
 - 2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

recommended operating conditions

		MIN	NOM	MAX	UNIT	
Functional trans. V	SN54'	4.5	5	5.5	v	
ow-level output current, IOL count frequency (see Figure 1) ulse width, t _W (see Figure 1) uput hold time, t _h (see Figure 1) uput setup time, t _{su} (see Figure 1) count enable time, t _{enable} (see Note 3 and Figure 1)	SN74'	4,75	5	5.25		
High-level output current, IOH				-800	μА	
Low-level output current, IOL				16	mA	
Count from the Figure 1)	Clock-1 input	0		35		
Count frequency (see Figure 1)	Clock-2 input	0		17.5	MHz	
	Clock-1 input	14				
rulse width, t _W (see Figure 1)	Clock-2 input	28				
	Clear	20			ns	
	Load	25			1	
	High-level data	t _w (loa	d)			
Input hold time, th uses rigore 17	Low-level data	tw(ioa	d)		nş	
January satura tuma a Jana Figura 11	High-level data	15				
High-level output current, IOH Low-level output current, IOL Count frequency (see Figure 1) Pulse width, t _W (see Figure 1) Input hold time, t _h (see Figure 1) Input setup time, t _{su} (see Figure 1)	Low-level data	20		ns		
Count enable time, t _{enable} (see Note 3 and Figure 1)	· · · · · · · · · · · · · · · · · · ·	25			ns	
	SN54'	-55		125	-c	
Operating free-air temperature, 1 A	SN74'	0 7			١ ،	

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DARAMETER					SN541	76, SN	74176	SN54					
	PARAMETER		TEST	CONDITIONS		MIN	TYP‡	MAX	MIN	TYP	MAX	UNIT	
VIH	High-level input voltage					2			2			٧	
VIL	Low-level input voltage							0.8			0.8	V	
Vικ	input clamp voltage		V _{CC} = MIN, 1 _I = -12 mA				-1,5			-1.5	V		
Voн	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 μA		24	3 4		2.4	3.4		٧			
VOL	Law-level output voltage		V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA •			0.2	0.4		0.2	0.4	V		
Ч	Input current at maximu	m input voltage	V _{CC} = MAX, V _I = 5.5 V		11					1	mA		
		Data, count/load						40			40		
Чн	High-level input current	Clear, clock 1	V _{CC} = MAX,	V _I ≈ 2.4 V				80			80	μA	
		Clock 2						120			80		
		Data, count/load						-16			-1.6		
		Clear	\ - MAY	17 - 0.417				-32			-3.2	1	
'IL	Low-level input current	Clock 1	V _{CC} = MAX, V _I = 04 V				-48	2.4 3.4 V 0.4 0.2 0.4 V 1 1 mA 40 40 80 80 120 80 1-6 -1.6 3-2 -3.2 4-8 -4.8 4.8 -3.2 -57 -20 -57 -57 -18 -57	l'IIA				
į		Clock 2						-4.8			-3.2	1	
	01		V - MAY		SN54'	-20		-57	-20		-57	^	
los	Short-circuit output cure	ent e	VCC = MAX		VCC = MAX SN74'		-18		-57	-18		-57	mA
†CC_	Supply current		VCC = MAX,	See Note 4			30	48		30	48	mΑ	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: ICC is measured with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $R_L = 400 \Omega$, $C_L = 15 \text{ pF}$, $T_A = 25^{\circ}\text{C}$, see figure 1

	EDOM (IMPLIE)	TO (OUTPUT)	SN54	176, SN	174176	SN541	UNIT			
PARAMETER#	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	וואטן	
f _{max}	Clock 1	a _A	35	50		35	50		MHz	
tPLH .	Clock 1	к1 Од		8	13		8	13	ns	
tPHL	CIOCK			11	1.7		11	17	1 '''	
^t PLH	Clock 2	OB		11	17		11	17	ns	
tPHL	CIOCK 2	αB		17	26		17	26] '''	
t _{PLH}	Clock 2	Ω _C		27	41		27	41	ns	
ŧРНL	Clock 2	a _U		34	51		34	51	1 ''`	
t _{PLH}	Clock 2	O _D		13	20		44	66	ns	
t _{PHL}	Clock 2	^a b	" D		17	26		50	75	1 '''
tPLH .	A, B, C, D	Q_A , Q_B , Q_C , Q_D		19	29		19	29	ns	
tPHL	A, B, C, D	α <u>γ</u> , α _B , α _C , α _D		31	46		31	46] '''	
[†] PLH	Load	Any		29	43		29	43	ns	
^t PHL	Load	Ally		32	48		32	48] ''`	
†PHL	Clear	Any		32	48		32	48	ns	

[#]fmax = maximum count frequency.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25 °C.


[§] Not more than one output should be shorted at a time.

QA outputs are tested at IOL = 16 mA plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

tpLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

PARAMETER MEASUREMENT INFORMATION



A. The input pulse is supplied by a generator having the following characteristics. PRR ≤ 1 MHz, dury cycle ≤ 50%, r_t ~ 5 ns, and unless specified, t_f < 5 ns. When testing f_{max}, vary PRR.

- NOTES
 - CL includes probe and jig capacitance
- All diodes are 1N3064 or equivalent. Unless otherwise specified, Q_{Δ} is connected to clock 2.