

PNP resistor-equipped transistor; R1 = 10 kΩ, R2 = 47 kΩRev. 1 — 16 May 2012Product data of

Product data sheet

Product profile 1.

1.1 General description

PNP Resistor-Equipped Transistor (RET) in a leadless ultra small DFN1006B-3 (SOT883B) Surface-Mounted Device (SMD) plastic package.

NPN complement: PDTC114YMB.

1.2 Features and benefits

- 100 mA output current capability
- Reduces component count
- Built-in bias resistors
- Reduces pick and place costs

1.3 Applications

- Low-current peripheral driver
- Control of IC inputs

- Simplifies circuit design
- AEC-Q101 gualified
- Leadless ultra small SMD plastic package
- Low package height of 0.37 mm
- Replaces general-purpose transistors in digital applications
- Mobile applications

1.4 Quick reference data

Table 1.	Quick reference data					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CEO}	collector-emitter voltage	open base	-	-	-50	V
lo	output current		-	-	-100	mA
R1	bias resistor 1 (input)	T _{amb} = 25 °C	7	10	13	kΩ
R2/R1	bias resistor ratio		3.7	4.7	5.7	



PNP resistor-equipped transistor; R1 = 10 k Ω , R2 = 47 k Ω

2. Pinning information

Table 2.	Pinning	information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	I	input (base)		
2	G	GND (emitter)	1	3
3	0	output (collector)	2 Transparent top view SOT883B (DFN1006B-3)	1 R1 R2 2 sym003


3. Ordering information

Table 3. Ordering information							
Type number	Package						
	Name	Description	Version				
PDTA114YMB	DFN1006B-3	Leadless ultra small plastic package; 3 solder lands; body 1.0 x 0.6 x 0.37 mm	SOT883B				

4. Marking

Table 4.	Marking	codes
----------	---------	-------

Type number	Marking code
PDTA114YMB	0001 1111



PNP resistor-equipped transistor; R1 = 10 k Ω , R2 = 47 k Ω


5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CBO}	collector-base voltage	open emitter		-	-50	V
V _{CEO}	collector-emitter voltage	open base		-	-50	V
V _{EBO}	emitter-base voltage	open collector		-	-6	V
VI	input voltage	positive		-	6	V
		negative		-	-40	V
lo	output current			-	-100	mA
I _{CM}	peak collector current	pulsed; t _p ≤ 1 ms		-	-100	mA
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C	<u>[1]</u>	-	250	mW
Tj	junction temperature			-	150	°C
T _{amb}	ambient temperature			-65	150	°C
T _{stg}	storage temperature			-65	150	°C

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.




PNP resistor-equipped transistor; R1 = 10 k Ω , R2 = 47 k Ω

6. Thermal characteristics

Table 6.	Thermal characteristics						
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	<u>[1]</u>	-	-	500	K/W

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.




PNP resistor-equipped transistor; R1 = 10 k Ω , R2 = 47 k Ω

7. Characteristics

Parameter	Conditions	Min	Тур	Max	Unit
collector-base cut-off current	$V_{CB} = -50 \text{ V}; I_{E} = 0 \text{ A}; T_{amb} = 25 \text{ °C}$	-	-	-100	nA
collector-emitter cut-off	V_{CE} = -30 V; I _B = 0 A; T _{amb} = 25 °C	-	-	-1	μA
current	V_{CE} = -30 V; I _B = 0 A; T _j = 150 °C	-	-	-5	μA
emitter-base cut-off current	V_{EB} = -5 V; I_C = 0 A; T_{amb} = 25 °C	-	-	-150	μA
DC current gain	V_{CE} = -5 V; I _C = -5 mA; T _{amb} = 25 °C	100	-	-	
collector-emitter saturation voltage	I_{C} = -5 mA; I_{B} = -0.25 mA; T_{amb} = 25 °C	-	-	-100	mV
off-state input voltage	$V_{CE}=-5~V;~I_{C}=-100~\mu\text{A};~T_{amb}=25~^{\circ}\text{C}$	-	-0.7	-0.5	V
on-state input voltage	V_{CE} = -0.3 V; I _C = -1 mA; T _{amb} = 25 °C	-1.4	-0.8	-	V
bias resistor 1 (input)	T _{amb} = 25 °C	7	10	13	kΩ
bias resistor ratio		3.7	4.7	5.7	
collector capacitance	$V_{CB} = -10 \text{ V}; I_E = 0 \text{ A}; i_e = 0 \text{ A}; f = 1 \text{ MHz}; T_{amb} = 25 \text{ °C}$	-	-	3	pF
transition frequency	$V_{CE} = -5 \text{ V}; I_C = -10 \text{ mA}; f = 100 \text{ MHz};$ $T_{amb} = 25 \text{ °C}$	l -	180	-	MHz
	collector-base cut-off currentcollector-emitter cut-off currentemitter-base cut-off currentDC current gain collector-emitter saturation voltageoff-state input voltageon-state input voltagebias resistor 1 (input)bias resistor ratio collector capacitance	$\begin{array}{c} \mbox{collector-base cut-off} & V_{CB} = -50 \ V; \ I_E = 0 \ A; \ T_{amb} = 25 \ ^{\circ}C \\ \mbox{current} & V_{CE} = -30 \ V; \ I_B = 0 \ A; \ T_{amb} = 25 \ ^{\circ}C \\ \ V_{CE} = -30 \ V; \ I_B = 0 \ A; \ T_{amb} = 25 \ ^{\circ}C \\ \ V_{CE} = -30 \ V; \ I_B = 0 \ A; \ T_{amb} = 25 \ ^{\circ}C \\ \ V_{CE} = -30 \ V; \ I_B = -5 \ V; \ I_C = 0 \ A; \ T_{amb} = 25 \ ^{\circ}C \\ \ Collector-emitter \\ \ DC \ current \ gain \\ \ V_{CE} = -5 \ V; \ I_C = -5 \ mA; \ T_{amb} = 25 \ ^{\circ}C \\ \ collector-emitter \\ \ saturation \ voltage \\ \ off-state \ input \ voltage \\ \ V_{CE} = -5 \ V; \ I_C = -100 \ \muA; \ T_{amb} = 25 \ ^{\circ}C \\ \ on-state \ input \ voltage \\ \ V_{CE} = -0.3 \ V; \ I_C = -100 \ \muA; \ T_{amb} = 25 \ ^{\circ}C \\ \ bias \ resistor \ 1 \ (input) \\ \ T_{amb} = 25 \ ^{\circ}C \\ \ bias \ resistor \ ratio \\ \ collector \ capacitance \\ \ V_{CB} = -10 \ V; \ I_E = 0 \ A; \ I_e = 0 \ A; \\ \ f = 1 \ MHz; \ T_{amb} = 25 \ ^{\circ}C \\ \ transition \ frequency \\ \ V_{CE} = -5 \ V; \ I_C = -10 \ mA; \ f = 100 \ MHz; \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$\begin{array}{c} \mbox{collector-base cut-off} & V_{CB} = -50 \ V; \ I_E = 0 \ A; \ T_{amb} = 25 \ ^{\circ}C & - \\ \mbox{current} & V_{CE} = -30 \ V; \ I_B = 0 \ A; \ T_{amb} = 25 \ ^{\circ}C & - \\ \mbox{current} & V_{CE} = -30 \ V; \ I_B = 0 \ A; \ T_{j} = 150 \ ^{\circ}C & - \\ \mbox{emitter-base cut-off} & V_{EB} = -5 \ V; \ I_C = 0 \ A; \ T_{amb} = 25 \ ^{\circ}C & - \\ \mbox{current} & V_{CE} = -5 \ V; \ I_C = -5 \ MA; \ T_{amb} = 25 \ ^{\circ}C & - \\ \mbox{current} & I_C = -5 \ MA; \ T_{amb} = 25 \ ^{\circ}C & - \\ \mbox{collector-emitter} & I_C = -5 \ MA; \ I_B = -0.25 \ MA; \ T_{amb} = 25 \ ^{\circ}C & - \\ \mbox{collector-emitter} & I_C = -5 \ V; \ I_C = -100 \ \muA; \ T_{amb} = 25 \ ^{\circ}C & - \\ \mbox{on-state input voltage} & V_{CE} = -0.3 \ V; \ I_C = -1 \ MA; \ T_{amb} = 25 \ ^{\circ}C & - \\ \mbox{bias resistor 1 (input)} & T_{amb} = 25 \ ^{\circ}C & - \\ \mbox{bias resistor ratio} & V_{CB} = -10 \ V; \ I_E = 0 \ A; \ I_e = 0 \ A; \\ \mbox{collector-capacitance} & V_{CB} = -10 \ V; \ I_E = 0 \ A; \ I_e = 0 \ A; \\ \mbox{f} = 1 \ MHz; \ T_{amb} = 25 \ ^{\circ}C & - \\ \mbox{collector-capacitance} & V_{CE} = -5 \ V; \ I_C = -10 \ MA; \ f = 100 \ MHz; \ \ \ 11 & - \\ \end{tabular}$	collector-base cut-off current $V_{CB} = -50 \text{ V}$; $I_E = 0 \text{ A}$; $T_{amb} = 25 \text{ °C}$ - - collector-emitter cut-off current $V_{CE} = -30 \text{ V}$; $I_B = 0 \text{ A}$; $T_{amb} = 25 \text{ °C}$ - - emitter-base cut-off current $V_{CE} = -30 \text{ V}$; $I_B = 0 \text{ A}$; $T_{amb} = 25 \text{ °C}$ - - DC current gain $V_{CE} = -5 \text{ V}$; $I_C = -5 \text{ mA}$; $T_{amb} = 25 \text{ °C}$ - - DC current gain $V_{CE} = -5 \text{ N}$; $I_B = -0.25 \text{ mA}$; $T_{amb} = 25 \text{ °C}$ - - collector-emitter saturation voltage $I_C = -5 \text{ mA}$; $I_B = -0.25 \text{ mA}$; $T_{amb} = 25 \text{ °C}$ - - off-state input voltage $V_{CE} = -5 \text{ V}$; $I_C = -100 \mu\text{A}$; $T_{amb} = 25 \text{ °C}$ - -0.7 on-state input voltage $V_{CE} = -0.3 \text{ V}$; $I_C = -1 \text{ mA}$; $T_{amb} = 25 \text{ °C}$ - - bias resistor 1 (input) $T_{amb} = 25 \text{ °C}$ 7 10 3.7 4.7 collector capacitance $V_{CB} = -10 \text{ V}$; $I_E = 0 \text{ A}$; $i_e = 0 \text{ A}$; $i_e = 0 \text{ A}$; $f = 1 \text{ MHz}$; $T_{amb} = 25 \text{ °C}$ - - - transition frequency $V_{CE} = -5 \text{ V}$; $I_C = -10 \text{ mA}$; $f = 100 \text{ MHz}$; - - -	collector-base cut-off current $V_{CB} = -50 \text{ V}; I_E = 0 \text{ A}; T_{amb} = 25 \text{ °C}$ - -


[1] Characteristics of built-in transistor.



NXP Semiconductors

PDTA114YMB

PNP resistor-equipped transistor; R1 = 10 k Ω , R2 = 47 k Ω



8. Test information


8.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q101 - Stress test qualification for discrete semiconductors, and is suitable for use in automotive applications.

PDTA114YMB Product data sheet © NXP B.V. 2012. All rights reserved.

PNP resistor-equipped transistor; R1 = 10 k Ω , R2 = 47 k Ω

Package outline 9.



10. Soldering




Fig 11. Reflow soldering footprint for SOT883B (DFN1006B-3)

PDTA114YMB **Product data sheet**

PNP resistor-equipped transistor; R1 = 10 k Ω , R2 = 47 k Ω

11. Revision history

Table 8. Revisio	n history			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PDTA114YMB v.1	20120516	Product data sheet	-	-

8 of 11

12. Legal information

12.1 Data sheet status

Document status[1] [2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL<u>http://www.nxp.com</u>.

12.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the

Product data sheet

PDTA114YMB

NXP Semiconductors

PDTA114YMB

PNP resistor-equipped transistor; R1 = 10 k Ω , R2 = 47 k Ω

Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published athttp://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to:<u>salesaddresses@nxp.com</u>

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante,Bitport,Bitsound,CoolFlux,CoReUse,DESFire,EZ-HV,FabKey,G reenChip,HiPerSmart,HITAG,I²C-bus logo,ICODE,I-CODE,ITEC,Labelution,MIFARE,MIFARE Plus,MIFARE Ultralight,MoReUse,QLPAK,Silicon Tuner,SiliconMAX,SmartXA,STARplug,TOPFET,TrenchMOS,TriMedia andUCODE — are trademarks of NXP B.V.

 ${\rm HD}\ {\rm Radio}\ {\rm and} {\rm HD}\ {\rm Radio}\ {\rm logo}\ -$ are trademarks of iBiquity Digital Corporation.

PNP resistor-equipped transistor; R1 = 10 k Ω , R2 = 47 k Ω

14. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Marking
5	Limiting values
6	Thermal characteristics4
7	Characteristics5
8	Test information6
8.1	Quality information6
9	Package outline7
10	Soldering7
11	Revision history8
12	Legal information9
12.1	Data sheet status9
12.2	Definitions9
12.3	Disclaimers
12.4	Trademarks
13	Contact information10

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 May 2012 Document identifier: PDTA114YMB