512K x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH ECC

JULY 2020

FEATURES

- High-speed access times: 8, 10, 20 ns
- · High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- CE power-down
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single Power Supply
 - $-V_{DD} = 1.65V$ to 2.2V (IS61WV51216EDALL)
 - VDD = 2.4V to 3.6V (IS61/64WV51216EDBLL)
- · Packages available:
 - 48-ball miniBGA (6mm x 8mm)
 - 44-pin TSOP (Type II)
- Industrial and Automotive Temperature Support
- · Lead-free available
- · Data control for upper and lower bytes

DESCRIPTION


The *ISSI* IS61WV51216EDALL and

IS61/64WV51216EDBLL are high-speed, 8M-bit static RAMs organized as 512K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.

The device is packaged in the JEDEC standard 44-pin TSOP Type II and 48-pin Mini BGA (6mm x 8mm).



Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



48-pin mini BGA (6mm x 8mm)



PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vdd	Power
GND	Ground



PIN CONFIGURATIONS

44-Pin TSOP (Type II)

A0 🗖 1	44 🗖 A17
A1 🗖 2	43 🗖 A16
A2 🗖 3	42 🗖 A15
A3 🗖 4	41 🗖 OE
A4 🗖 5	40 🗖 ŪB
CE 🗖 6	39 🗖 LB
I/O0 🔲 7	38 🔲 I/O15
I/O1 🔲 8	37 🔲 I/O14
I/O2 🔲 9	36 🔲 I/O13
I/O3 🔲 10	35 🔲 I/O12
VDD 🔲 11	34 🔲 GND
GND 🔲 12	33 🔲 VDD
I/O4 🔲 13	32 🔲 I/O11
I/O5 🔲 14	31 🔲 I/O10
I/O6 🔲 15	30 🔲 1/O9
1/07 🔲 16	29 🔲 I/O8
WE 🔲 17	28 🔲 A18
A5 🔲 18	27 🗖 A14
A6 🔲 19	26 🗖 A13
A7 🔲 20	25 🔲 A12
A8 🗖 21	24 🔲 A11
A9 🗖 22	23 🗖 A10

PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vdd	Power
GND	Ground



TRUTH TABLE

				I/O PIN				
Mode	WE	CE	ŌĒ	LΒ	ŪB	I/00-I/07	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	H X	L L	H X	X H	X H	High-Z High-Z	High-Z High-Z	Icc
Read	H H H	L L L	L L L	L H L	H L L	Douт High-Z Douт	High-Z Douт Douт	lcc
Write	L L L	L L L	X X X	L H L	H L L	Dın High-Z Dın	High-Z Dเง Dเง	lcc

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD + 0.5	V
Vdd	VDD Relates to GND	-0.3 to 4.0	V
Tstg	Storage Temperature	-65 to +150	°C
Р⊤	Power Dissipation	1.0	W

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	$V_{IN} = 0V$	6	pF	
C	Input/Output Capacitance	VOUT = 0V	8	pF	

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 3.3V$.



OPERATING RANGE (VDD)

Range	Ambient	IS61WV51216EDALL	IS61WV51216EDBLL	IS64WV51216EDBLL
	Temperature	Vdd (20n s)	Vdd (8, 10ns)	Vdd (10ns)
Industrial	–40°C to +85°C	1.65V-2.2V	2.4V-3.6V	—
Automotive (A1)	–40°C to +85°C	—	—	2.4V-3.6V
Automotive (A3)	–40°C to +125°C	—	—	2.4V-3.6V

ERROR DETECTION AND ERROR CORRECTION

- Independent ECC for each byte
- Detect and correct one bit error per byte
- Better reliability than parity code schemes which can only detect an error but not correct an error
- Backward Compatible: Drop in replacement to current in industry standard devices (without ECC)



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 2.4V - 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1.8	—	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 1.0 mA$		0.4	V
Vін	Input HIGH Voltage		2.0	VDD + 0.3	V
Vı∟	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V
Iц	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	-1	1	μA
Ilo	Output Leakage	$GND \leq VOUT \leq VDD$, Outputs Disabled	-1	1	μA

Note:

1. VIL (min.) = −0.3V DC; VIL (min.) = −2.0V AC (pulse width < 2 ns). Not 100% tested.

VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width < 2 ns). Not 100% tested.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = -0.1 mA	1.4	—	V
Vol	Output LOW Voltage	lo∟ = 0.1 mA	_	0.2	V
VIH	Input HIGH Voltage		1.4	VDD + 0.2	V
Vı∟	Input LOW Voltage		-0.2	0.4	V
ILI	Input Leakage	$GND \leq V \text{in} \leq V \text{dd}$	-1	1	μA
LO	Output Leakage	$GND \leq VOUT \leq VDD,$	-1	1	μA
		Outputs Disabled			

Notes:

1. VIL (min.) = -0.3V DC; VIL (min.) = -1.0V AC (pulse width < 2 ns). Not 100% tested.


VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 1.0V AC (pulse width < 2 ns). Not 100% tested.



AC TEST CONDITIONS

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 5%)	Unit (1.65V-2.2V)	
Input Pulse Level	0.4V to VDD - 0.3V	0.4V to VDD - 0.3V	0.4V to VDD - 0.3V	
Input Rise and Fall Times	1V/ ns	1V/ ns	1V/ ns	
Input and Output Timing and Reference Level (V _{Ref})	VDD /2	<u>VDD</u> + 0.05 2	0.9V	
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2	
R1 (Ω)	1909	317	13500	
R2 (Ω)	1105	351	10800	
Vтм (V)	3.0V	3.3V	1.8V	

AC TEST LOADS








Figure 2.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-	8	-1	0	-2	0	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
lcc	VDD Dynamic Operating	VDD = Max.,	Com.	_	50	_	45	_	35	mA
	Supply Current	IOUT = 0 mA, f = fmax	Ind.	_	60	—	55	_	45	
			Auto.	_	_	—	65	_	60	
			typ. ⁽²⁾			15	5			
lcc1	Operating	Vdd = Max.,	Com.	_	20	_	20		20	mA
	Supply Current	loυτ = 0 mA, f = 0	Ind.	_	25	_	25	_	25	
			Auto.	—	—	—	50	_	50	
ISB1	TTL Standby Current	Vdd = Max.,	Com.	_	20	_	20	_	20	mA
	(TTL Inputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}$	Ind.	_	25	_	25	_	25	
		$\overline{CE} \ge V_{IH}, f = 0$	Auto.	—	—	—	45	_	45	
ISB2	CMOS Standby	VDD = Max.,	Com.	_	10	_	10	_	10	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	15	_	15	_	15	
	,	$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$, or	Auto.	_	_	_	35	_	35	
		$V_{IN} \le 0.2V, f = 0$	typ. ⁽²⁾			2				

Note:

1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at $V_{DD} = 3.0V$, TA = 25°C and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-8		-10		
Symbol	Parameter	Min.	Max.	Min. M	Max. Uni	it
trc	Read Cycle Time	8	—	10	— ns	i.
taa	Address Access Time	—	8	—	10 ns	
tона	Output Hold Time	2.5	_	2.5	— ns	1
t ACE	CE Access Time	_	8	_	10 ns	1
t DOE	OE Access Time	_	5.5	_	6.5 ns	
thzoe ⁽²⁾	OE to High-Z Output	_	3	_	4 ns	1
tlzoe ⁽²⁾	OE to Low-Z Output	0	_	0	— ns	
thzce ⁽²	CE to High-Z Output	0	3	0	4 ns	1
tlzce ⁽²⁾	CE to Low-Z Output	3	_	3	— ns	
tва	LB, UB Access Time	_	5.5	_	6.5 ns	
tHZB ⁽²⁾	LB, UB to High-Z Output	0	3	0	3 ns	
tlzb ⁽²⁾	LB, UB to Low-Z Output	0	_	0	— ns	
t PU	Power Up Time	0	_	0	— ns	
t PD	Power Down Time	_	8	_	10 ns	

Notes:

1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

	-20 ns				
Symbol	Parameter	Min.	Max.	Unit	
trc	Read Cycle Time	20		ns	
taa	Address Access Time	—	20	ns	
tона	Output Hold Time	2.5	_	ns	
t ACE	CE Access Time	_	20	ns	
t doe	OE Access Time	—	8	ns	
thzoe ⁽²⁾	OE to High-Z Output	0	8	ns	
tlzoe ⁽²⁾	OE to Low-Z Output	0	_	ns	
thzce ⁽²	CE to High-Z Output	0	8	ns	
tlzce ⁽²⁾	CE to Low-Z Output	3	_	ns	
tва	LB, UB Access Time	_	8	ns	
tнzв	\overline{LB} , \overline{UB} to High-Z Output	0	8	ns	
tlzв	\overline{LB} , \overline{UB} to Low-Z Output	0		ns	

Notes:


1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).

2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3. Not 100% tested.



READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$)



READ CYCLE NO. 2^(1,3) (CE and OE Controlled)



Notes:

- 1. $\overline{\text{WE}}$ is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with \overline{CE} LOW transitions.

			(erei eperanig han	0 /
	-{	3	-10	
Parameter	Min.	Max.	Min. N	lax. Unit
Write Cycle Time	8	—	10	— ns
CE to Write End	6.5		8	— ns
Address Setup Time to Write End	6.5	—	8	— ns
Address Hold from Write End	0	—	0	— ns
Address Setup Time	0	—	0	— ns
$\overline{\text{LB}}$, $\overline{\text{UB}}$ Valid to End of Write	6.5	—	8	— ns
WE Pulse Width	6.5	—	8	— ns
$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = LOW)	8.0	—	10	— ns
Data Setup to Write End	5	_	6	— ns
Data Hold from Write End	0	_	0	— ns
WE LOW to High-Z Output	_	3.5	_	5 ns
WE HIGH to Low-Z Output	2	_	2	— ns
	Write Cycle Time \overline{CE} to Write EndAddress Setup Time to Write EndAddress Hold from Write EndAddress Setup Time \overline{LB} , \overline{UB} Valid to End of Write \overline{WE} Pulse Width \overline{WE} Pulse Width (\overline{OE} = LOW)Data Setup to Write EndData Hold from Write End \overline{WE} LOW to High-Z Output	ParameterMin.Write Cycle Time8CE to Write End6.5Address Setup Time6.5to Write End0Address Hold from Write End0Address Setup Time0Address Setup Time0End0IEB, UB Valid to End of Write6.5WE Pulse Width6.5WE Pulse Width (OE = LOW)8.0Data Setup to Write End5Data Hold from Write End0WE LOW to High-Z Output	Write Cycle Time8 \overrightarrow{CE} to Write End6.5Address Setup Time to Write End6.5Address Setup Time0Address Hold from Write End0Address Setup Time0IB, UB Valid to End of Write6.5WE Pulse Width6.5WE Pulse Width (\overrightarrow{OE} = LOW)8.0Data Setup to Write End5Data Hold from Write End0WE LOW to High-Z Output-WE LOW to High-Z Output-	ParameterMin.Max.Min.NWrite Cycle Time810 \overline{CE} to Write End6.58Address Setup Time6.58to Write End00Address Hold from Write End00Address Setup Time00IB, UB Valid to End of Write6.58WE Pulse Width6.58WE Pulse Width6.58WE Pulse Width (\overline{OE} = LOW)8.010Data Setup to Write End06Data Hold from Write End00WE LOW to High-Z Output3.5

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

Notes:

1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).

 Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)

		-20 ns		
Symbol	Parameter	Min.	Max.	Unit
twc	Write Cycle Time	20		ns
t SCE	CE to Write End	12	_	ns
taw	Address Setup Time to Write End	12	—	ns
tна	Address Hold from Write End	0	_	ns
t sa	Address Setup Time	0	_	ns
tрwв	$\overline{\text{LB}}$, $\overline{\text{UB}}$ Valid to End of Write	12	_	ns
tpwe1	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = HIGH)	12	_	ns
tpwe2	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = LOW)	17		ns
tsp	Data Setup to Write End	9		ns
tнd	Data Hold from Write End	0		ns
tHZWE ⁽²⁾	WE LOW to High-Z Output		9	ns
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	3		ns

Notes:


1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).

2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



WRITE CYCLE NO. $1^{(1,2)}$ (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)









WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)

WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)







WRITE CYCLE NO. 4 (IB, UB Controlled, Back-to-Back Write) (1,3)

Notes:

- 1. The internal Write time is defined by the overlap of $\overline{CE} = LOW$, \overline{UB} and/or $\overline{LB} = LOW$, and $\overline{WE} = LOW$. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The t_{SA} , t_{HA} , t_{SD} , and t_{HD} timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. Tested with \overline{OE} HIGH for a minimum of 4 ns before $\overline{WE} = LOW$ to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.



DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
Idr	Data Retention Current	$V_{DD} = V_{DR}(MIN), \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	10	mA
			Ind. Auto.	—	—	15 35	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


Note 1: Typical values are measured at VDD = VDR(MIN) TA = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		1.2		3.6	V
DR	Data Retention Current	$V_{DD} = V_{DR}(MIN), \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	10	mA
			Ind.	_	_	15	
			Auto.	—	—	35	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	—	—	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at VDD = VDR(MIN), TA = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
8	IS61WV51216EDBLL-8BLI	48 mini BGA (6mm x 8mm), Lead-free
	IS61WV51216EDBLL-8TLI	TSOP (Type II), Lead-free
10		48 mini BGA (6mm x 8mm), Lead-free
	IS61WV51216EDBLL-10TLI	TSOP (Type II), Lead-free

Industrial Range: -40°C to +85°C

Voltage Range: 1.65V to 2.2V


Speed (ns)	Order Part No.	Package
20	IS61WV51216EDALL-20BLI	48 mini BGA (6mm x 8mm), Lead-free
	IS61WV51216EDALL-20TLI	TSOP (Type II), Lead-free

Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV51216EDBLL-10BLA3	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV51216EDBLL-10CTLA3	3 TSOP (Type II), Lead-free, Copper Leadframe





IS61/64WV51216EDBLL

IS61WV51216EDALL

