

Pre-End-of-Life

This device is in production, however, it has been deemed Pre-End of Life. The product is approaching end of life. Within a minimum of 6 months, the device will enter its final, Last Time Buy, order phase.

Date of status change: December 5, 2018

Recommended Substitutions: Generation 4 and 5 devices

For existing customer transition, and for new customers or new applications, contact Allegro Sales.

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.


Allegro MicroSystems reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



FEATURES AND BENEFITS

- Active current sharing between LED strings for ±1.5% typical current matching and ±1.2% typical accuracy
- Drive up to 12 series \times 8 parallel = 96 LEDs (V_f = 3.2 V, I_f = 20 mA)
- Flexible dimming, using alternative methods:
 - LED duty cycle control (PWM pin)
 - DC current using serial programming (EN pin)
 - DC current using external PWM signal (APWM pin)
 - An external resistor
- Boost converter with integrated 50 V, 2 A DMOS
- LED sinks rated for 25 mA
- 200 kHz to 2 MHz switching frequency
- Open LED disconnect
- Boost current limit, thermal shutdown, and soft start
- No audible ceramic capacitor noise during PWM dimming
- Adjustable overvoltage protection (OVP)
- No pull-up resistors required for LED modules that use ESD capacitors

PACKAGE: 26 pin QFN/MLP (suffix EC)



DESCRIPTION

The A8500 is a multi-output WLED driver for medium display backlighting. The A8500 integrates a boost converter and eight current-sinks to provide a flexible WLED/RGB backlight driver. The boost converter can provide output voltage up to 47 V. The flexible channel selection control and high voltage capability allow a wide range of LED backlight applications. The A8500 can support any application requiring 4 to 96 WLEDs. The boost converter is a constant frequency current-mode converter.

Each LED channel can sink 25 mA, and channels can be paralleled for higher currents. Flexible dimming allows output channels to either run at an adjustable DC value or with externally controlled PWM duty cycles.

The A8500 is available in a 26 pin, 4 mm \times 4 mm QFN/MLP package that is only 0.75 mm nominal in height. Applications include:

- Thin notebook displays
- LCD TV
- RGB backlight
- GPS systems
- Portable DVD players

Typical Application




Figure 1. LCD monitor backlight, driving 96 LEDs. LED V_f = 3.2 V, 20 mA per LED string. Overvoltage protection set to 45 V nominal (40.5 V minimum). Alternative dimming control pulse trains illustrated for EN, PWM, and APWM control. See also: Recommended Components table, page 14.

A8500

Flexible WLED/RGB Backlight Driver for Medium Size LCDs

Selection Guide

Part Number	Ambient Temperature, T _A	Package	Packing*
A8500EECTR-T	-40 to 85	4 mm × 4 mm	1500 pieces / 7-in. reel
A8500GECTR-T	-40 to 105	QFN/MLP	1500 pieces / 7-in. reei



Device package is lead (Pb) free, with 100% matte tin leadframe plating.

Absolute Maximum Ratings

Characteristic	Symbol	Notes	Rating	Units
SW and OVP Pins			-0.3 to 50	V
LED1 through LED8 Pins			-0.3 to 23	V
VIN Pin	V _{IN}		-0.3 to 6	V
Remaining Pins			-0.3 to V _{IN} +0.3	V
On anating a Amahi ant Tanan anatuna	_	Range E	-40 to 85	°C
Operating Ambient Temperature	T _A	Range G	-40 to 105	°C
Maximum Junction Temperature	T _J (max)		150	°C
Storage Temperature	T _{stg}		-55 to 150	°C

Package Thermal Characteristics*


Characteristic	Symbol	Note	Rating	Units
Package Thermal Resistance	$R_{\theta JA}$	Measured on 3 in. × 3 in., 2-layer PCB	48.5	°C/W

^{*}Additional information is available on the Allegro website



^{*}Contact Allegro for additional packing options

Functional Block Diagram





A8500

Flexible WLED/RGB Backlight Driver for Medium Size LCDs

ELECTRICAL CHARACTERISTICS, valid at $T_A = -40^{\circ}\text{C}$ to 85°C, typical values at $T_A = 25^{\circ}\text{C}$, $V_{IN} = 5$ V, unless otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Input Voltage Range	V _{IN}		4.2	_	5.5	V
Undervoltage Lockout Threshold	V _{UVLO}	V _{IN} falling	_	_	4	V
UVLO Hysteresis Window	V _{UVLOhys}		_	0.2	_	V
Cumh, Current		Switching at no load	_	5	_	mA
Supply Current	I _{SUP}	Shutdown EN = PWM = APWM = V _{IL} , T _A = 25°C	_	0.1	1	μΑ
APWM Frequency Range	f _{APWM}		20	_	2000	kHz
Error Amplifier						
Error Amplifier Open Loop Gain	A _{VEA}		_	60	_	dB
Error Amplifier Unity Gain Bandwidth	UGB _{EA}		_	3	_	MHz
Error Amplifier Transconductance	Gm _{EA}	$\Delta I_{COMP} = \pm 10 \mu A$	_	850	_	μΑ/V
Error Amplifier Output Sink Current	I _{EAsink}	V _{LED1-8} = 1 V	_	280	_	μΑ
Error Amplifier Output Source Current	I _{EAsource}	V _{LED1-8} = 0 V	_	-280	_	μΑ
Boost Controller						
		R_{FSET} = 13 kΩ, SKIP = V_{IL}	1.8	2	2.2	MHz
Switching Frequency	f _{SW}	R_{FSET} = 26.1 kΩ, SKIP = V_{IL}	_	1	_	MHz
		$R_{FSET} = 32.4 \text{ k}\Omega, \text{ SKIP} = V_{IH}$	_	200	_	kHz
Minimum Switch Off-Time	t _{OFFmin}		_	70	_	ns
Logic Input Levels (APWM , EN, MODE	, PWM, SELx,	and SKIP pins unless otherwise specified)				
Input Voltage Level Low	V _{IL}		_	_	0.4	V
Input Voltage Level High	V _{IH}		1.5	_	_	V
Input Leakage Current (APWM, EN, PWM, and SKIP pins)	I _{Ileak}	V _{I(pin)} = 5 V, T _A = 25°C	_	_	100	μΑ
Input Leakage Current (SELx pins)	I _{SELleak}		_	_	1	μA
Over Voltage Protection (OVP)	•					
Output Overvoltage Rising Limit	V _{OVP}	ROVP = 0 Ω	28	_	34	V
OVP Sense Current	I _{OVPH}		_	54.9	_	μA
OVP Release Current	I _{OVPL}		_	47.8	_	μA
OVP Leakage Current	I _{OVPleak}	V _{VOP} = 21 V	_	0.1	_	μA
Boost Switch						
Switch On Resistance	R _{ds(on)}	I _{SW} = 1.5 A	_	225	_	mΩ
Switch Lookage Current		V _{SW} = 5 V, T _A = 25°C	_	_	1	μΑ
Switch Leakage Current	SWleak	V _{SW} = 21 V	_	1	_	μA
Switch Current Limit	I _{SWlim}		1.8	2	_	Α

Continued on the next page...



ELECTRICAL CHARACTERISTICS (continued), valid at $T_A = -40$ °C to 85°C, typical values at $T_A = 25$ °C, $V_{IN} = 5$ V, unless otherwise noted


Characteristics	Symbol	Test Conditions		Min.	Тур.	Max.	Units
LED Current Sinks							
LEDx Regulation Voltage	V_{LEDx}			_	500	_	mV
I _{SET} to I _{LEDx} Current Gain	A _{ISET}	I _{SET} = 100 μA		_	210	_	_
Voltage on ISET Pin	V _{ISET}			_	1.23	_	V
I _{SET} Allowable Current Range	I _{SET}			40	_	120	μA
LEDx Accuracy	Err _{LEDx}	R_{ISET} = 12 kΩ; 100% current rameasured as average of LED1 LED1 to LED8 = 0.5 V		_	±1.2	_	%
LEDx Matching	Δ_{LEDx}	I _{SET} = 100 μA , 100% current ra LED1 to LED8 = 0.5 V	atio;	_	±1.5	_	%
LEDx Switch Leakage Current	I _{LSleak5}	V _{LEDx} = 5 V, EN = PWM = APW	$'M = 0, T_A = 25^{\circ}C$	_	_	1	μA
LEDx Switch Leakage Current	I _{LSleak21}	V _{LEDx} = 21 V, EN = PWM = AP\	VM=0	_	1	_	μΑ
Serial Pulse Timing (see figure 4 for furth	ner explanatio	on)					
EN Pulse Low Time	t _{LO}			0.5	_	100	μs
EN Pulse High Time	t _{HI}			0.5	_	100	μs
Initial EN or APWM Pulse High Time (rela-	t _{HI(init)}	First EN or APWM pulse after	SKIP = Low	_	256	_	Switching Pulses
tive to switching period)		shutdown	SKIP = High	_	64	-	Switching Pulses
Level Change Delay (relative to switching			SKIP = Low	_	256	_	Switching Pulses
period)	t _{HID}		SKIP = High	_	64	_	Switching Pulses
Shutdown Delay (relative to switching		Falling edge of EN or APWM	SKIP = Low	_	256	_	Switching Pulses
period on EN or APWM)	t _{SHDN}	pulse SKIP = High	_	64	_	Switching Pulses	
Soft Start							
Soft Start Boost Current Limit	I _{SWSS}	Initial soft start current for boost switch		-	1	-	А
Soft Start LEDx Current Limit	I _{LEDSS}	Current through enabled LED x pins during soft start, R _{ISET} =12 k Ω		-	1.25	-	mA
Thermal Shutdown Threshold	T _{SHDN}	40°C hysteresis		_	165	_	°C




Performance Characteristics

Efficiency with EN dimming is similar to that with APWM dimming. APWM light load efficiency can be improved by reducing boost switching frequency with SKIP set high.


PWM Efficiency V_{IN} = 5 V, 6 ch. with 7 LEDs per ch., 20 mA per ch., f_{SW} = 1 MHz




PWM Efficiency V_{IN} = 5 V, 6 ch. with 7 LEDs per ch., 20 mA per ch., f_{SW} = 2 MHz




APWM Efficiency V_{IN} = 5 V, 6 ch. with 7 LEDs per ch., 20 mA per ch., f_{SW} = 1 MHz




APWM Efficiency V_{IN} = 5 V, 6 ch. with 7 LEDs per ch., 20 mA per ch., f_{SW} = 2 MHz



Efficiency versus Input Voltage with EN Dimming $V_{IN} = V_{BAT}$, 8 ch. with 8 LEDs per ch., $f_{SW} = 1$ MHz



Performance Characteristics



Functional Description

The A8500 is a multioutput WLED driver for medium display backlighting. The A8500 works with 4.2 to 5.5 V input supply, and it has an integrated boost converter to boost a 5 V battery voltage up to 47 V, to drive up to 12 WLEDs in 6 series (V_f = 3.2 V, I_f = 20 mA), or 8 WLEDs in 8 series at 20 mA per LED string. For higher LED power or more LEDs, an inductor can be connected to a separate power supply, V_{BAT} , from 5 to 25 V, with the A8500 IC powered from a 5 V source. The LED sinks can sink up to a 25 mA current.

The boost converter is a constant frequency current-mode converter. The integrated boost DMOS switch is rated for 50 V at 2 A. This switch has pulse-by-pulse current limiting, with the current limit independent of duty cycle. The switch also has output overvoltage protection (OVP), with the OVP level adjustable, typically from 30 to 47 V, as described in the Device Internal Protection section.

The A8500 has individual open LED detection. If any LED opens, the corresponding LED pin is removed from regulation logic. This allows the remaining LED strings to function normally, without excessive power dissipation.

The switching frequency, f_{SW} , can be set from 600 kHz to 2 MHz by a single resistor, RFSET, connected across the FSET and AGND pins, and with the SKIP pin set to logic low (see figure 2).

The switching frequency is set as:

$$f_{\rm SW} = 26.03 / R_{\rm FSET}$$
,

where f_{SW} is in MHz and R_{FSET} is in $k\Omega$ When the SKIP pin is connected to logic low, switching frequency is as set by RFSET.

When the SKIP pin is connected to logic high, the switching frequency is divided by 4. The SKIP pin can be used to reduce switching frequency in order to reduce switching losses and improve efficiency at light loads.

The IC offers a wide-bandwidth transconductance amplifier with external COMP pin. External compensation offers optimum performance for the desired application.

The A8500 has eight well-matched current sinks to provide regulated current through LEDs for uniform display brightness. The quantity of LEDx pins used is determined by the SELx pins. Refer to table 1 for further description.

The boost converter is controlled such that the minimum voltage on any LEDx pin is 500 mV. In a typical application, the LEDx pin connected to the LED string with the maximum voltage drop controls the boost loop, so the remaining pins will also have the higher voltage drop. All LED sinks are rated for 21 V, to allow PWM dimming control.

LED Current Setting

The maximum LED current can be set at up to 25 mA per channel, by using the ISET pin. To set the reference current, I_{SET} , connect a resistor, RISET, between this pin and ground, valued according to the following formula:

$$I_{\text{SET}} = 1.23 / R_{\text{ISET}}$$
,

where I_{SET} is in mA and R_{ISET} is in k Ω .





Figure 2. Switching frequency setting by value of RFSET.





8

This current is multiplied internally with a gain of 210, and then mirrored on all enabled LEDx pins. This sets the maximum current through the LEDs, referred to as "100% current." The effects of the value of $R_{\rm ISET}$ are shown in figure 3.

The LED current can be reduced from 100% by any of three alternative methods. These modes are:

- · serial dimming through the EN pin,
- on/off control (PWM) with an external PWM signal on the PWM pin, and
- analog dimming with an external PWM signal on the APWM pin.

Note: Only one dimming technique can be used at a time.

Serial Dimming Through the EN Pin. When the EN pin is pulled high with PWM, and the APWM pin is low, the A8500 starts up in serial programming mode. In this mode, series of pulses applied to the EN pin are used to adjust the output current level, $I_{\text{LED}x}$, to a proportion of the ISET current, in equal increments, as listed in table 2.


As shown in the timing diagram in figure 4, serial dimming is disabled during startup, for the $t_{HI(init)}$ period. After that, the

Table 2. Serial Dimming Levels

Pulse Count	I _{LEDx}	Pulse Count	I_{LEDx}
0	100%	8	100%×8/16
1	100%×15/16	9	100%×7/16
2	100%×14/16	10	100%×6/16
3	100%×13/16	11	100%×5/16
4	100%×12/16	12	100%×4/16
5	100%×11/16	13	100%×3/16
6	100%×10/16	14	100%×2/16
7	100%× 9/16	15	100%×1/16
		16*	100%

^{*}The counter resets on the sixteenth pulse.

A8500 begins evaluating pulse patterns applied on the EN pin. Until a valid series is evaluated, the count remains 0 and the default I_{LEDx} level remains at "100% current." A count in the range 1 to 15 is evaluated proportionately; for example, when a series of 12 pulses is evaluated, I_{LEDx} is set to 25% (100% \times 4/16) of 100% current. At a 16th pulse, the counter resets to 0 and continues to count if additional pulses are applied.






Figure 3. Effect of value of RISET on (A) "100% current" level, and (B) LEDx gain.




Figure 4. Timing diagram for serial dimming.



To indicate the end of a programming sequence, set the EN pin high for a period, t_{HID}, which is either (a) greater than 256 oscillator periods when the SKIP pin is high, or (b) greater than 64 oscillator periods when SKIP is low. When the A8500 evaluates the end of a programming sequence, it changes the current level to match the existing count (per table 2). The counter is then reset to 0 and begins counting pulses again at the next valid pulse.

If the EN pin, along with the PWM and APWM pins, is pulled low for period greater than t_{SHDN} , the A8500 shuts down. When the IC enters shutdown, LED1 through LED8 and the boost switch turn off after the t_{SHDN} period. During t_{SHDN} , the converter continues to work in normal fashion.

When enabled through the EN pin, internal references ramp up during the $t_{\rm HI(init)}$ period. The boost converter starts with soft start to limit input inrush current. During soft start, the boost stage is peak current limited to 1 A. All enabled LEDx sinks are set to $^{1}/_{16}$ of the set 100% current level, as $V_{\rm OUT}$ and the voltage on the LEDx pins increases. When all LEDx pins reach the regulation level of 0.5 V, the IC comes out of soft start, resuming normal operation with 2 A current limit on boost and 100% current through LEDx pins. A typical step response in steady state is shown in figure 5.

On/off Control (PWM) with an External PWM Signal on the PWM Pin. When the PWM pin is pulled high with the EN and APWM pins low, the A8500 turns on and all enabled LEDx pins sink 100% current. When the PWM pin is pulled low, the IC




Figure 5. Serial dimming response. The numbers indicate the quantity of EN pulses at each step.

shuts down with the LEDx pins disabled. External PWM applied to the PWM pin should be in the range of 100 to 400 Hz for optimal accuracy.




Figure 7. PWM pin dimming f_{PWM} = 200 Hz, Duty Cycle =10%. Waveform is captured with AC coupling. DC value is zero.




Figure 8. PWM pin dimming linearity.




Figure 6. Timing diagram for dimming using the PWM pin.



At startup, the output capacitor is discharged and the IC enters soft start. The boost current is limited to 1 A, and all active LEDx pins sink $^{1}/_{16}$ of the set 100% current until all of the enabled LEDx pins reach 0.5 V. After the IC comes out of soft start, the boost current and the LEDx pin currents are set to 100% current. The output capacitor charges to the voltage level required to supply full LEDx current within a few cycles. The IC is shut down immediately when PWM goes low.

Analog Dimming with an External PWM Signal on the APWM Pin. When the APWM pin is pulled high, with the EN and PWM pins low, the A8500 turns on in this mode. The first pulse after shutdown should be greater than $t_{HI(init)}$. The logic level PWM signal applied to the APWM pin multiplies I_{SET} by the duty cycle to set the reference current level for the LED pins. The typical range for the APWM signal frequency is 20 kHz to 2 MHz. The output current ripple at 20 kHz, 50% duty cycle, is less than 5% of the set value. The LED current accuaracy at 2 MHz, 50% duty

cycle, is less than 3%. In this mode, the A8500 goes through a soft start routine similar to serial dimming.

Device Internal Protection

Overcurrent Protection (OCP). The A8500 has a pulse-by-pulse current limit of 2 A on the boost switch. This current limit is independent of duty cycle.

Thermal Shutdown Protection (TSD). The IC shuts down when junction temperature exceeds 165°C and restarts when the junction temperature falls by 40°C.

Overvoltage Protection (OVP). The A8500 has overvoltage protection to protect the IC against output overvoltage. The overvoltage level can be set, from 30 to 45 V typical, with an external resistor, ROVP, as shown in figure 10. When the current though the OVP pin exceeds 54.9 μ A, the OVP comparator goes high. When the OVP pin current falls below 47.8 μ A, OVP is reset.




Figure 9. APWM pin dimming linearity.




Figure 10. Overvoltage protection circuit. Three alternative configurations at (A) are available, as follows:

External Component	OVP Rating
ROVP only	up to 45 V
DZ only	up to 47 V
both ROVP and DZ	redundancy



Calculate the value for R_{OVP} as follows:

$$R_{\text{OVP}} = (V_{\text{OVP}} - 30) / 54.9 \, \mu\text{A}$$
,

where V_{OVP} is the desired typical OVP level in V, and R_{OVP} is in Ω . For tighter OVP limits, a low–leakage-current Zener diode, DZ, can be used, instead of ROVP, to set OVP at up to 47 V. For redundancy, DZ can be connected across ROVP to provide additional protection, if ROVP should open. Select a 17 V low-leakage Zener diode for DZ.

Open LED Protection. The A8500 has protection against open LEDs. If any enabled LED string opens, voltage on the corresponding LEDx pin goes to zero. The boost loop operates in open loop till the OVP level is reached. The A8500 identifies the open

LED string when overvoltage on the OVP pin is detected. This string is then removed from the boost controlling loop. The boost circuit is then controlled in the normal manner, and the output voltage is regulated, to provide the output required to drive the remaining strings. If the open LED string is reconnected, it will sink current up to the programmed current level.

Note: Open strings are removed from boost regulation, but not disabled. This keeps the string in operation if LEDs open for only a short length of time, or reach OVP level on a transient event.

The disconnected string can be restored to normal mode by reenabling the IC. It can also restored to normal operation if the fault signal is removed from the corresponding LEDx pin, but an OVP event occurs on any other LEDx pin.




Figure 11. Open LED fault protection.



Application Information

A typical application circuit for dimming an LCD monitor backlight with 96 LEDs is shown in figure 1. Figure 12 shows two dimming methods: digital PWM control (PWM signal on the PWM pin) and analog PWM control, with the analog signal, V_A , applied to the ISET pin through a resistor, RA.

The current flowing through RA can be calculated as:

$$I_{\rm A} = V_{\rm A}/R_{\rm A}$$
.

This current changes the reference current, I_{SET} , as follows:

$$I_{\text{SET}} = V_{\text{SET}} / R_{\text{SET}} - (V_{\text{A}} - V_{\text{SET}}) / R_{\text{A}}.$$

LED current can be changed by changing V_A . I_{SET} can be changed in the range from 40 μA to 120 μA .

Application Circuit for 1000:1 Dimming Level

A wider dimming range can be achieved by changing the reference current, I_{SET} , while using PWM dimming. For higher output, current levels turn on Q1. R_{ISET} and R_{ISETP} set the 100% current level. This current level can be set to 25 mA, and then it can be dimmed by applying 100% to 0.32% duty cycle on the PWM pin. The reference current can be reduced by turning off Q1. LED current can be dimmed to 8 mA by reducing reference current through ISET pin. This provides 1000:1 combined dimming level range. Figure 14 shows the accuracy, Err_{LEDX} , results using this circuit.




Figure 13. Configuration for 1000:1 dimming.




Figure 14. Typical accuracy, normalized to the 100% current level, versus dimming level, with F_{PWM} = 100 Hz.




Figure 12. Typical application circuit for PWM dimming, using digital PWM (on the PWM pin, with APWM high).






Figure 15. Typical application circuit for PWM dimming, using digital PWM (on the PWM pin, with APWM high). Showing configuration of 16 WLEDs at 100 mA, in two strings of 8 LEDs each.





Figure 16. Typical application circuit for LED modules with ESD capacitors.

Recommended Components Table (for application shown in figure 1)

Component	Reference Designator	Value	Part Number	Vendor
Capacitor	C _{BAT}	1 μF / 50 V	C3216X7R1H105K	TDK
Capacitor	C _{OUT}	1 μF / 50 V	C3216X7R1H105K	TDK
Capacitor	C _{IN} , C _C	0.1 μF / 6.3 V		
Diode	D1	60 V / 1.5 A	IR 10MQ060NTRPBF	International Rectifier
IC	A8500	_	A8500	Allegro MicroSystems
Inductor	L1	10 µH	SLF6028T-100M1R3-PF	TDK
Resistor	RISET	12 kΩ		
Resistor	RFSET	24 kΩ		
Resistor	ROVP	270 kΩ		



Pin-out Diagram




(Top View)


Terminal List Table

Number	Name	Description				
1	PGND	Power ground pin.				
2	SKIP	Reduces boost switching frequency in case of light load to improve frequency. Normally, this pin should be low; when				
	SKIF	gh, f _{SW} is divided by 4.				
3	COMP	Compensation pin; connect external compensation network for boost converter.				
4	FSET	Sets boost switching frequency. Connect RFSET from FSET to GND to set frequency. Range for RFSET is 13 to 40 kΩ.				
5	ISET	Sets 100% current through LED string. Connect RISET from ISET to GND. Range for RISET is 10 to 30 kΩ.				
6	APWM	On/off and analog LED current control with external PWM. Apply logic level PWM (1.2 V < V _{IH} < 5 V) for PWM controlled dimming mode. When unused, connect to AGND.				
7	LED1					
8	LED3	LEDx capable of 25 mA.				
9	LED5	LEDX capable of 25 ma.				
10	LED7					
11	LGND	Power ground pin for LED current sink.				
12	LED8					
13	LED6	LEDx capable of 25 mA.				
14	LED4	LEDX Capable of 23 ma.				
15	LED2					
16	SEL1					
17	SEL2	SEL1, SEL2, and SEL3 decide active LED strings.				
18	SEL3					
19	EN	On/off and serial dimming control. EN high enables IC and EN low disables IC. This pin can also be used to program LEDx current. When unused, connect to AGND.				
20	PWM	On/off and on/off LED current control with external PWM. Apply logic level PWM for PWM controlled dimming mode. When unused, connect to AGND.				
21	PGND	Power ground pin.				
22	OVP	Connect to this pin to output capacitor +Ve node through a resistor to enable OVP (overvoltage protection). Default OVP level with 0 Ω resistor is 30 V, and it can be programmed up to 47 V.				
23	SW	DMOS drain node.				
24	SW	DINIOS GIAIN NOGE.				
25	VIN	Input supply for the IC. Decouple with a 0.1 μF ceramic capacitor.				
26	AGND	Circuit ground pin.				
_	EP	Exposed pad. Electrically connectred to PGND and LGND; connect to PCB copper plane for heat transfer.				



Package EC, 4×4 mm 26-Pin QFN/MLP





All dimensions nomianl, not for tooling use (reference JEDEC MO-220WGGE)

Dimensions in millimeters

Exact case and lead configuration at supplier discretion within limits shown

A Terminal #1 mark area

Exposed thermal pad (reference only, terminal #1 identifier appearance at supplier discretion)

Reference land pattern layout (reference IPC7351 QFN40P400X400X80-29M)

All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)

Coplanarity includes exposed thermal pad and terminals

A8500

Flexible WLED/RGB Backlight Driver for Medium Size LCDs

Revision History

Number	Date	Description
4	February 8, 2019	Product status changed to Pre-End-of-Life
5	February 20, 2020	Minor editorial updates

Copyright 2020, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

