

BQ79600-Q1 Automotive SPI/UART Communication Interface Functional-Safety Compliant With Automatic Host Wakeup

1 Features

- Qualified for automotive applications
- AEC-Q100 Qualified with the following results:
	- Device temperature grade 1: –40°C to +125°C ambient operating temperature range
	- Device HBM ESD classification level 2
	- Device CDM ESD classification level C4B
- [Functional Safety-Compliant](http://www.ti.com/technologies/functional-safety/overview.html)
	- Developed for functional safety applications
	- Documentation available to aid ISO 26262 system design
		- [Safety Manual](https://www.ti.com/lit/pdf/slua984)
		- [Functional Safety Analysis Report](https://www.ti.com/lit/pdf/sluaa63)
	- Systematic capability up to ASIL-D
	- Hardware capability up to ASIL-D
- Automatic wake up of BMS/BMU system when fault is detected in ring architecture
- Support supply from 4.75-V to 40-V
- UART/SPI Host interface
- Compatible with 3.3-V/5-V logic
- Isolated differential daisy chain
	- Support ring architecture with one device
	- Support transformer/ capacitor isolation
- Designed for BCI/EMI/EMC robustness
- Supports BQ7961X-Q1 family, BQ7965X, BQ7963X and future products

2 Applications

- [Battery management system \(BMS\)](http://www.ti.com/solution/battery-management-system-bms)
- **[Other HEV/EV](http://www.ti.com/applications/automotive/hev-ev-powertrain/overview.html)**
- Fuel cell
- Energy storage

3 Description

The BQ79600-Q1 is a communication (bridge) IC designed to interface between a microcontroller (MCU) and TI battery monitoring ICs, for example the BQ7961X-Q1. The information from the MCU is translated by the device to signals recognized by TI's battery management daisy chain protocol, and transmitted out. And signals from daisy chain are decoded to bit stream and then sent back to MCU.

When the MCU and PMIC are in SHUTDOWN/ SLEEP, the BQ79600-Q1 can wake them up if any unmasked fault is detected when using ring architecture.

Device Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified System Diagram

AUA intellectual property matters and other important disclaimers. PRODUCTION DATA. An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

Table of Contents

4 Revision History

5 Pin Configuration and Functions

Figure 5-1. PW Package 16-Pin TSSOP Top View

Pin Functions

(1) $DI =$ digital input, $DO =$ digital output, $HV =$ high voltage

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

(1) Stresses beyond those listed under Absolute Maximum Rating may caµse permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953) application report.

6.5 Electrical Characteristics

VIO = 3.3V, over operating free-air temperature range (unless otherwise noted)

Texas Instruments

VIO = 3.3V, over operating free-air temperature range (unless otherwise noted)

6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

over operating free-air temperature range (unless otherwise noted)

over operating free-air temperature range (unless otherwise noted)

over operating free-air temperature range (unless otherwise noted)

6.7 Typical Characteristics

Figure 6-1. Typical COMHN and COMHP characteristic

7 Detailed Description

7.1 Overview

The BQ79600-Q1 is a bridge IC designed to interface between microcontroller (MCU) and TI battery monitoring ICs (BQ7961X-Q1 family). It translates between daisy chain interface and SPI/UART interface. It is fully compatible with BQ7961X-Q1 family. When working with BQ7961X-Q1 family, BQ79600-Q1 supports automatic host wakeup through INH pin when unmask fault is detected in high voltage battery pack. Details can be found in [Section 7.3.5](#page-33-0) and [Section 7.3.4.](#page-32-0) For convenience of traceability, each device is marked by DIE IDs and PARTID which could be found in [Section 7.5](#page-36-0) Register Summary Table.

7.2 Functional Block Diagram

Figure 7-1. Functional Block Diagram

7.3 Feature Description

7.3.1 Functional Modes and Power Supply

7.3.1.1 Power Mode

The device has four power modes plus an Complete Off state. The functions supported under each power modes are summarized in [Table 7-1](#page-10-0) and the power state diagram is shown in [Figure 7-2.](#page-10-0)

- **COMPLETE OFF**: The voltage at the BAT pin is less than V_{BAT} min, and all circuits are powered off.
- **SHUTDOWN**: The lowest power mode. Without VIO, device can only transition to VALIDATE. (If Sniffer used)
- **SLEEP**: A low power mode. Transition to ACTIVE is much faster compared to SHUTDOWN.
- **ACTIVE**: Full power mode. Device can communicate between MCU and daisy chain.
- **VALIDATE**: This state is to validate if there is real fault tone from stack devices. If fault tone is validated, drive INH pin towards VBAT (INH pin is latched until cleared by user). Device goes back to SHUTDOWN if t_{VALID} t_{VALID} or sleep timer expires. (t_{VALID} t_{IMEOUT} timer is reset if fault tone is detected, detecting Heartbeat tone doesn't reset timer.) This state is bypassed if [Section 7.3.5](#page-33-0) is disabled (by default). Once entered this state, a status bit [VALIDATE_DET] is set in next ACTIVE such that host knows what happened. Without VIO, device can only transition to SHUTDOWN. NFAULT pin is low in this mode.

(1) Once device in SLEEP/ACTIVE, losing VIO doesn't directly cause change of state, it causes loss of data communication to MCU.

(2) If host writes [SNIFDET_EN] =1 & [SNIFDET_DIS] = 0 in ACTIVE mode, even device shuts down, enable signal is still valid. Sniff detector is enabled or disabled by a latch powered by always on power supply.

(3) This mode is bypassed if sniff detector is not enabled, see register DEV_CONF1.

(4) INH can only be triggered by [INH_SET_GO] bit in ACTIVE.

(5) Device does not recognize WAKE/ SLP2ACT/ SHUTDOWN/ HWRST tone sent by stack devices.

Figure 7-2. Power State Diagram

7.3.1.2 Pings

A "ping" is a specific signal pattern to change power mode of BQ79600-Q1. There are total of 3 different pings:

Figure 7-3. Communication Pings

- In SPI mode, ping can be sent without SCLK toggling or host can treat sending a ping like sending a series of logic '0' (drive nCS and SCLK properly, refer to SPI physical layer requirement, [Section 7.3.2.1.2.2](#page-18-0)).
- Device does not transmit any tones to stack devices due to the receiving of pings.
- After sending in SHUTDOWN ping, host has to wait t_{SHTDN} before sending another ping.
- If $nCS = '1'$, all of the pings above are ignored by the device.

Note

If device is shut down through SHUTDOWN ping (COMH RX and COML RX are disabled at next wake up), host needs to send 1st WAKE ping, wait t_{SUVAAKE} s_{HUT)}, and then send 2nd WAKE ping.

Table 7-2. Device Behavior when SLP2ACT Ping is Sent

7.3.1.3 SPI/UART Selection

The SPI or UART interface is selected through hardware: connect pin nUART/SPI to VIO through resistor for SPI or connect to GND for UART. Device determines UART or SPI mode every time it transitions from SHUTDOWN to ACTIVE mode. Before transitioning to ACTIVE, the mode selected is locked in. VIO has to be above V_{VIO UV}_R. nUART/SPI pin is used as output indication of SPI_RDY once in ACTIVE mode. See [Section](#page-20-0) $7.3.2.1.2.2.1$ for more information.

7.3.1.4 Digital Reset

Digital reset is when digital core of the device in reset mode. It is not a power mode. Once device comes out of digital reset, [DRST] bit is set to '1', registers that are not included in NVM are set to RESET VALUE, registers included in NVM would be NVM program value. There are several conditions in which the device will go through a digital reset:

- A WAKE ping is received.
- The CONTROL1 [SOFT_RESET] = 1 command is sent in ACTIVE mode.
- Power supply faults. DVDD UV or CVDD UV is detected.
- A HFO or LFO watchdog fault will reset the digital.

7.3.1.5 Power Mode in BMS System

It is recommended to follow the power state combinations below to save system level power.

7.3.1.6 Power Supply

This section provides an overview of each supplies for both user cases: without using Reverse Wakeup and with using Reverse Wakeup. See the [Section 7.3.6](#page-34-0) for diagnostic control and fault detection on the power supplies block.

7.3.1.7 Shutdown

Power Mode Transition Example

[BQ79600-Q1](http://www.ti.com/product/BQ79600-Q1) SLUSDS1A – NOVEMBER 2019 – REVISED AUGUST 2020 **www.ti.com**

7.3.2 Communication

This device is used as a bridge (base) device in daisy chain configuration, as showed in figure below. It communicates with MCU through UART or SPI and communicates with stack devices through daisy chain (proprietary interface). MCU always initiates communication with a Command frame. In the system, BQ devices would never send data back to MCU before MCU requests. And MCU needs to wait all expected response frames before sending next command frame. Thus, communication scenarios can be put into 2 categories:

- MCU sends Write Command frames to BQ devices. Write Command frames don't incur Response frame.
- MCU sends one Read Command frame to BQ devices and waits till all Response frames are received.

Figure 7-6. System Communication Diagram

Rest of the section talks about how data and tone are communicated among host, bridge, and stack devices: Section 7.3.2.1 (Section 7.3.2.1.1 and [Section 7.3.2.1.2](#page-17-0) protocol), [Section 7.3.2.2.](#page-25-0) It also talks about [Section](#page-26-0) [7.3.2.3](#page-26-0) and [Section 7.3.2.4](#page-28-0).

7.3.2.1 Data Communication Protocol

7.3.2.1.1 Frame Layer

The communication frame is defined in figure below. It is made up of 5 types of information: initialization character (INIT), device address characters, register address character, data character(s) and CRC characters. Each character is transmitted at UART/ SPI/ Daisy Chain physical level, whose format is defined in following [Section 7.3.2.1.2](#page-17-0) section. There are 3 types of transaction frames: **Read Command Frames**, **Write Command Frames** and **Response Frames**. They follow the structure in the figure below.

Figure 7-7. Command/Response Frame Structure

Notes:

- When BQ79600-Q1 is used as bridge device, to read BQ devices information, host **SHALL NOT** use Broadcast Read command but only Single Device Read or Stack Read. The reason is BQ79600-Q1 register address does not overlap with stack devices, it would only return 0x00 to Broadcast Read command.
- For Stack Read command, the response is broken into individual response frames from each device addressed. Each device (address N) in the stack waits until the device above it (address N+1) responds before device N sends its own data back.
- After a read command frame is transmitted, the host must wait for all expected responses to return (or timeout: t_{WAIT_READ_MAX}) before initiating a new command frame.
- A response frame is not mandatary. A response frame is only received after a read command frame.

- Broadcast Write Reverse command frame should only be used to config [DIR_SEL] bit, not for any other purposes. INIT byte is 0xE0, Reg address byte is 0x309 (BQ7961X-Q1), data byte is 0x80.
- Bytes received on COMH/COML are NOT propagated up to the stack; while bytes received on the SPI/UART are propagated to COMH or COML depending on [DIR_SEL].
- Even if there is a byte error, data is still forwarded from VIF to SPI (buffer)/UART; if there is a byte error, data doesn't forward from SPI/UART to VIF.

			Command/Response Frame
	Bit	Bit Name	Description
CRC	7:0	CRC (MSB)	CRC-16-IBM polynomial (x16 $+ X15 + X2 + 1$ or 11000000000000101) with 0xFFFF initialization
	7:0	CRC (LSB)	CRC-16-IBM polynomial (X16) $+ X15 + X2 + 1$ or 11000000000000101) with 0xFFFF initialization

Figure 7-8. Frame Byte Definition

Notes:

- INIT character: (1) No function to this selection, but this selection sets the [RC_IERR] error flag.
- Device Address character: Bit 6 and 7 are reserved; 0x4F to 0xFF is decoded as 0x3F by device.
- Register Address characters: Register addresses are two bytes in length. They indicate the targeted register address on a single byte read/write, or the beginning of the register address on a multi-byte read/write. If an invalid register address is set on a write command, the command will be ignored. If an invalid register address is set on a read command, a 0x00 will be returned as response.
- Data characters can be:
	- Single data byte, it represents number of registers requested in Read Command Frame. The BQ79600- Q1 supports up to 128 byte reads. The valid data byte for read command frame is 0b0000000 - 0b1111111. The MSB of the data byte is ignored for read command frames. For example, 0b10011001 is read as 0b00011001 and returns data from 26 registers.

– Actual payload in Write Command Frame (max 8 byte) or Response Frame (max 128 byte).

- CRC characters:
	- The CRC value is checked as the first step (assume no physical layer error, no [RC_IERR], no [RC_SOF], no [RC_BYTE_ERR]) after receiving the communication frame. If the CRC is incorrect, the entire frame is discarded and not processed. Any additional frame errors are not checked.
	- The frame with CRC error is still transferred up/down the stack. Every device processing this frame will also detect a CRC error. Hence, it is possible to have multiple devices indicating CRC fault on the same communication frame. If a CRC error occurs in the response frame from address N+1, device N does NOT append its own message and an invalid CRC fault is generated. For example, if device 15 finds response frame from device 16 has invalid CRC, device 15 doesn't send its own response frame.

– The device uses a CRC (cyclic redundancy check) to protect data integrity during transmission. The device uses the CRC-16-IBM polynomial (x^{16} + x^{15} + x^2 + 1) with 0xFFFF initialization.

7.3.2.1.1.1 Calculating Frame CRC Value

The CRC calculation by the transmitter is in bit-stream order across the entire transmission frame (except for the CRC). When determining bit-stream order for implementing the CRC algorithm, it is important to note that protocol bytes transmit serially, least-significant bit first. Figure 7-9 illustrates the bit-stream order concept.

Figure 7-9. Bit-Stream Order Explanation

The CRC (0x0000) is appended to the end of the bit-stream. This bit-stream is then initialized by XOR'ing with 0xFFFF to catch any leading 0 errors. This new bit-stream is then divided by the polynomial (0xC002) until only the 2-byte CRC remains. During this process, the most significant 17 bits of the bit stream are XOR'd with the polynomial. The leading zeroes of the result are removed and that result is XOR'd with the polynomial once again. The process is repeated until only the 2-byte CRC remains. For example:

Example 1: CRC Calculation Using Polynomial Division

```
Command Frame = 0x80 00 02 0F 0B (0b1000 0000 0000 0000 0000 0010 0000 1111 0000 1011)
Command Frame in bit stream order = 0x01 00 40 F0 D0 (0b0000 0001 0000 0000 0100 0000 1111 0000 1101
0000) 
After Initialization (XOR with 0xFFFF) = 0b1111 1110 1111 1111 0100 0000 1111 0000 1101 0000
1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 0000 0000 0000 0000 #append 0x0000 for CRC
1100 0000 0000 0010 1 #XOR with polynomial
0011 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0000 0000 0000
11 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0000 0000 0000 #delete leading zeros from 
previous result
11 0000 0000 0000 101 #XOR with polynomial
00 1110 1111 1101 0110 0000 1111 0000 1101 0000
……
……
……
1100 0110 0000 0001 0000 0000
1100 0000 0000 0010 1 #XOR with polynomial
0000 0110 0000 0011 1000 0000
110 0000 0011 1000 0000
110 0000 0000 0001 01 #XOR with polynomial
000 0000 0011 1001 0100
0000 0011 1001 0100 #CRC result in bit stream order
1100 0000 0010 1001 #final CRC result in normal order
CRC final 0xC029
```
7.3.2.1.1.2 Verifying Frame CRC

There are several methods for checking the CRC of a frame. One method is to simply calculate the CRC for the transmitted command except the last two bytes (CRC bytes) using the method described in the previous section, and then compare that result with the transmitted CRC bytes. A more simple option is to run the entire transmission through the CRC algorithm. If the CRC is correct, the result is 0000. In this case, the initial zero padding of the bit-stream with 16 zeroes is not necessary. Using the previous result and running through the algorithm produces the following results:

Example 1: CRC Verification Using Polynomial Division:

```
Command Frame = 0x80 00 02 0F 0B (0b1000 0000 0000 0000 0000 0010 0000 1111 0000 1011)
CRC to Check = 0xC029Command Frame w/ CRC in bit stream order = 0x80 00 02 0F 0B C0 29 (0b1000 0000 0000 0000 0000 0010
```


[BQ79600-Q1](http://www.ti.com/product/BQ79600-Q1) SLUSDS1A – NOVEMBER 2019 – REVISED AUGUST 2020 **www.ti.com**

0000 1111 0000 1011 0000 0011 1001 0100) After Initialization (XOR with 0xFFFF) = 0b0 1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 0000 0011 1001 0100 1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 0000 0011 1001 010 #delete leading zeros from previous result 1100 0000 0000 0010 1 #XOR with polynomial 0011 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0011 1001 0100 11 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0011 1001 0100 #delete leading zeros from previous result 11 0000 0000 0000 101 #XOR with polynomial 00 1110 1111 1101 0110 0000 1111 0000 1101 0000 0000 0011 1001 0100 …… …… …… 1100 0110 0000 0010 1001 0100 1100 0000 0000 0010 1 #XOR with polynomial 0000 0110 0000 0000 0001 0100 1 1000 0000 0000 0101 00 1 1000 0000 0000 0101 #XOR with polynomial 0 0000 0000 0000 0000 00 0x0000 #verfiy that CRC checks out valid

Note

The result of '0b0000 0000 0000 0000' for the CRC indicates a successful check.

7.3.2.1.2 Physical Layer

7.3.2.1.2.1 UART

Communication between host and BQ79600-Q1 can be configured to UART mode, refer to [Section 7.3.1.3](#page-11-0). The UART interface baud rate is default to 1Mbps at power up or digital reset. The UART interface follows the standard serial protocol of 8-N-1 (see Figure 7-10), where it sends information as a START bit, followed by eight data bits, and then one STOP bit. The STOP bit indicates the end of the byte. The protocol also supports two STOP bits. When the device is configured as 2 stop bits ([TWO_STOP_EN] = 1, stack devices should also be set as two stop bits), the UART response frame from the device to MCU will always return with 2 stop bits.

The UART sends data on the TX pin and receives data on the RX pin. When idle, the TX and RX are high. TX is always pulled to VIO internally while in ACTIVE or SLEEP mode, whether enabled or disabled.

The UART interface is strictly a half-duplex interface. While transmitting, any attempted communication on RX is ignored. The only exception is [Section 7.3.2.1.2.1.2](#page-18-0).

Figure 7-10. UART Character Definition

Note: User can change baud rate using register bit [UART_VIF_BAUD] for debug purpose.

7.3.2.1.2.1.1 TX HOLD OFF

UART transmitter is configurable to wait a specified number of bit periods after the last bit reception of Single Device read command frame from host before starting transmitting Response Frame using the TX_HOLD_OFF register, as showed in [Figure 7-11.](#page-18-0) This provides time for the host to switch the bus direction at the end of its transmission.

Note

Host does not need to configure register TX HOLD OFF in BQ79600-Q1 if Stack Read command is used. Host shall not use Broadcast Read Command.

Figure 7-11. TX HOLD OFF Timing Diagram

7.3.2.1.2.1.2 UART COMM CLEAR

Note

Comm Clear concept only applies to bridge device not stack device.

Comm Clear command is used to clear the receiver and instruct it to look for a new start of frame. (Resync up with host) The next byte following the Comm Clear is considered a "start of frame" byte. The digital receiver continuously monitors the RX line for Comm Clear condition which is RX pin is held low for tUART (CLR) bit periods, showed in Figure 7-12.

When Comm Clear is detected, FAULT_COMM1 [COMMCLR_DET] and FAULT_COMM1 [STOP_DET] are set. [STOP_DET] flag is set because the Comm Clear timing violates the typical byte timing and the STOP bit is seen as '0'. The only exception to this is when a COMM CLEAR is sent while BQ79600-Q1 is in sleep. If this is the case, there is no STOP error flag.

Figure 7-12. Comm Clear Timing

7.3.2.1.2.2 SPI

Note

To facilitate the communication between daisy chain (asynchronous protocol) and SPI (synchronous protocol), BQ79600-Q1 requires the use of [Section 7.3.2.1.2.2.1](#page-20-0).

Communication between host and BQ79600-Q1 can be configured to SPI mode, refer to [Section 7.3.1.3](#page-11-0). The host is always a SPI master while BQ79600-Q1 is always a slave. At physical layer, SPI is a five pin interface including 4 common pins (nCS, SCLK, MOSI, MISO) plus SPI_RDY. At SPI interface, each bit is captured on low to high clock transitions and propagated on high to low clock transition and byte includes 8 bits as shown in [Figure 7-13.](#page-19-0) Please note, MISO is driven high in idle mode. If MCU talks to multiple slaves, please add a tri-state buffer between BQ79600 MISO and MCU.

Note

Although SPI interface is full duplex at physical layer, at frame layer, it is effectively half duplex because daisy chain only supports half duplex. It means, at the given time, only a command frame OR a response frame is transmitted between MCU and the device.

- When command is being sent from MCU to the device, BQ79600 TX FIFO (2 buffers) should be empty, 0xFF is sent to MCU (except in FIFO diagnostic mode)
- When response is being sent from device to MCU, MCU shall clock in 0xFF
- Host shall provide SPI clock in the range between 2MHz and 6MHz. This range is set by the predefined size of FIFO. Even SPI can run at 6MHz, it does not increase the throughput of total system as daisy chain speed still limit the throughput.
- To avoid collisions on the daisy chain interface, the MCU must wait until all expected response frames are received (or waiting timer expires) before sending another command frame to bq79600. Refer to flow chart in [Figure 7-16](#page-22-0).
- Master shall always drive MOSI to '1' when not sending command frame into device.
- **Host Read mode**: from host perspective, read mode is between first byte of a valid read command and last expected number of byte received.
- **Device Read mode**: start from first byte of a valid read command, device exists read mode when TX FIFO times out and FIFO is empty. Device read mode is subset of host read mode. (concept used for understanding of communication fault registers [0x2301, 0x2302](#page-50-0))
- Other than Comm Clear, device rejects any data from MOSI before exiting Device Read mode.
- SPI module rejects any data from daisy chain (stack device) or from itself after TX FIFO timeout [List item.](#page-21-0) until it enters Device Read mode again.

- For command frame, device uses falling edge of nCS as indication of start of frame, and rising edge as end of frame. MCU needs to toggle and keep nCS low for the entire frame (up to 14 characters), toggle nCS back high at the end of this frame. It is legitimate to freeze SCLK while nCS is low. Pulsing nCS in the middle of a command frame is not supported.
- For response frame, nCS is not required to remain low throughout, although it can just like sending command frame. Host can toggle nCS high, stop SPI reading in the middle of the frame (at byte boundary).

Figure 7-14. nCS Behavior when Sending Frames

7.3.2.1.2.2.1 SPI_RDY and SPI FIFOs

SPI_RDY is a output signal indicating to host that data is ready to communicate. SPI FIFOs [Figure 7-15](#page-21-0) are buffers in the device for temporary storage of incoming/outgoing data. They are required for the following reasons:

- Daisy chain baud rate is approximately 1Mbps by default, once host requests large amount of data, e.g. 400 bytes, device daisy chain receiver would try to send it back to host, but since device does not own the SCLK, it cannot control when the data would be read out. Thus when host is not reading, device need to store the incoming data in the TX FIFO. And even when host is reading, FIFOs are still needed to handle the baud rate difference between SPI and daisy chain.
- SPI_RDY is required because there is limited depth of TX FIFOs. If host requests more than 256 bytes, and host does not service (read data out) device in time, data overflow would happen. SPI_RDY indicates to host that certain amount of data is ready to be read or written, e.g. If host request 129 bytes, first time SPI_RDY flags 128 bytes is ready, second time SPI_RDY flags 1byte is ready. For details refer to [Table 7-5](#page-21-0)

Figure 7-15. SPI FIFO Simplified Diagram

TX FIFO consists of two 128 bytes buffers (working together as Ping-Pong buffer).

- 1. When Ping buffer is filled up, Pong buffer should be empty, to store incoming data.
- 2. While Pong buffer is being filled, Ping buffer is being read. Each byte in buffer is reset to 0xFF once being read. Ping buffer shall be empty (read out) before Pong buffer is full.
- 3. After Pong buffer is filled up, Ping buffer catches up.
- 4. Device goes through this loop (step 1 to 3) till all response data are received.
- 5. Host has to read TX FIFO fast enough such that Ping (Pong) buffer is read out and ready to store data from daisy chain before Pong (Ping) buffer is full.

Table 7-5. SPI_RDY Behavior Summary

Notes:

- SPI_RDY sets flag only, doesn't gate data flow into or out of device.
- Once devices enters Device Read mode, device rejects any data from host other than COMM CLEAR. a1, b1 doesn't apply anymore.
- TX FIFO Timeout: after SPI module receives one byte of data from either daisy chain or BQ79600-Q1 local, a timer starts; this timer expires if there is no data received for 30μs.

7.3.2.1.2.2.2 Flow to Read/Write BQ79600-Q1

User shall follow flow chart [Figure 7-16](#page-22-0) to do read from device and [Figure 7-17](#page-23-0) to do write to device activities.

Figure 7-16. Flow Chart to Read from Device

Note

MCU shall check SPI_RDY pin at least every t8 (max service interval). t8 = 1ms at SCLK = 6MHz / 890μs at SCLK = 4MHz /550μs at SCLK = 2MHz assuming host starts to read TX FIFO right after detecting SPI_RDY = '1 and SPI bus has 30% idle time in the process of reading 128 bytes.

- For response frame, nCS has to be toggled high after reading the last byte of data in the current buffer.
- t_{WAIT} READ MAX
	- stack read/single device read from stack devices, with n stack devices, request m bytes in total (payload + overheads, from all stack devices), wait time: (n-1)*3μs*2 + m*10μs + 100μs.
	- single device read from BQ79600-Q1, request m bytes , wait time: 100μs + m*10μs.

[BQ79600-Q1](http://www.ti.com/product/BQ79600-Q1) SLUSDS1A – NOVEMBER 2019 – REVISED AUGUST 2020 **www.ti.com**

Figure 7-17. Flow Chart to Send Write Command Frame to Device

Notes:

- Since write command frame doesn't incur response frames, host shall discard data from MISO pin.
- If host sends partial data, the device would keep waiting the rest of command data till communication time out happens. Refer to [Section 7.3.2.4](#page-28-0) for details.

7.3.2.1.2.2.3 SPI COMM CLEAR

Note

SPI Comm Clear, applied only to bridge device, is used to clear the FIFOs and reset SPI module.

It stops BQ79600-Q1 sending response; it cannot stop stack devices sending response data back to BQ79600- Q1. If host still couldn't communicate to device, host can ultimately use SHUTDOWN ping followed by WAKE ping to reboot device. Device only responses to Comm Clear in ACTIVE. Use the SPI Comm Clear command when:

- SPI_RDY being low exceeds expected time, either t_{SPIRD} walt MAX in READ mode in [Figure 7-16](#page-22-0) or when 220μs while sending write command frame into device. Don't send Comm Clear before this wait time has elapsed.
- Data read back by host has CRC error.
- Host cannot communicate to the device.

xx **Figure 7-18. SPI Comm Clear**

SPI Comm Clear is strictly defined as nCS toggling low, 8 bits of '0', nCS toggling high like shown in [Figure 7-18.](#page-23-0) nCS must remain low while sending the Comm Clear. If additional data is detected on MOSI pin before nCS going high, [COMCLR_ERR] bit is set, device ignores malformed Comm Clear. A correctly formed Comm Clear will only trigger [COMMCLR_DET]. If Comm Clear is used, it can trigger DEBUG_SPI_FRAME [TR_SOF] (while transmitting local data), [RC_SOF](receiving partial data) and [TS_WAIT] (while transmitting daisy chain data).

7.3.2.1.2.3 Daisy Chain

Daisy chain is the interface (COMH/COML) communicating to stack devices. It is bi-directional and half duplex, and, therefore, has a transmitter (TX) and receiver (RX) on both COMH and COML interfaces, [Figure 7-1](#page-9-0). Signal going in and out of daisy chain port is taken care by the device. To use the device, host does not need to know daisy chain physical layer protocol (bit definition, byte definition and byte transferring). Host just needs to control SPI or UART port properly. Still, for user's information, daisy chain physical layer protocol is described below.

Daisy chain bit is transmitted between COM*P and COM*N in fully differential fashion, see Figure 7-19.

Daisy chain byte uses an asynchronous 13-bit byte-transfer protocol. The definition of each bit in the byte is defined in [Table 7-6.](#page-25-0) Byte to byte transmission is captured in Figure 7-20.

Figure 7-19. Daisy Chain Bit Definition

Figure 7-20. Daisy Chain Byte/ Byte Transfer Definition

Table 7-6. Daisy Chain Byte Definition

7.3.2.2 Tone Communication Protocol

Other than data, certain information is transmitted using tone: signals to change power state of stack device (SLP2ACT tone, WAKE tone, SHUTDOWN tone, HWRST tone), signals related to faults (FAULT tone and HEARTBEAT tone). The definition of each tone is defined in [Figure 7-22](#page-26-0) and [Figure 7-21](#page-26-0).

Device can transmit and receive tones in summary below:

Note:

- Device does not transmit Fault Tone as it uses [Section 7.3.3.2.1](#page-30-0) to signal fault if enabled.
- SLP2ACT/WAKE/SHUTDOWN/HWRST tone transmitting is on demand when corresponding bit in register CONTROL1 and CONTROL2 is set.
- When bridge device in SHUTDOWN, wakeup bridge device doesn't change power mode of stack devices.
- Receiving threshold value is defined as n_{HBDET} , $n_{FTONEDET}$ in section 6.6.
- Transmitting number is predefined by device in Table 7-8.

Table 7-8. Transmitting Tones Summary Table

7.3.2.3 Device Auto Addressing / Ring Communication

Note

The host starts communication at least 100µs after changing the *[DIR_SEL]* setting to ensure the device finishes the COMH/COML reconfiguration.

7.3.2.3.1 Auto-Addressing

To properly communicate to every device in daisy chain, host has to assign a unique device address to every device. This process is called Auto-addressing. This step is required every time devices come out of SHUTDOWN or digital reset. Table 7-9 describes a procedure to bring up a system of 1 bridge device and 3 stack devices from SHUTDOWN to a state ready to do read/write communication.

All device addresses must be sequential

Table 7-9. Auto-Addressing with Figure 7-22(a), assume all devices are in SHUTDOWN

Table 7-9. Auto-Addressing with Figure 7-22(a), assume all devices are in SHUTDOWN (continued)

7.3.2.3.2 Ring Communication (optional)

A ring communication (optional) allows the system to establish communication from either direction. This allows the system to continue communicating to all stack devices even if one piece of daisy chain cable is broken.

Table 7-10 describes a procedure auto address Figure 7-23(b): to bring up a system of 1 bridge device and 3 stack devices from SHUTDOWN to a state ready to do read/write communication in **reverse direction**.

To change communication direction from Figure 7-23(a) to Figure 7-23(b), follow the steps 2, 4-14. (Assuming all devices in (a) are already in ACTIVE and auto addressed as described in [Table 7-9\)](#page-26-0)

Figure 7-23. Example to Change Communication Direction in Daisy Chain

28 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSDS1A&partnum=BQ79600-Q1)* Copyright © 2020 Texas Instruments Incorporated

Table 7-10. Auto-Addressing Figure 7-22(b), assume all devices are in SHUTDOWN (continued)

(1) Clear the previous TOP_STACK flag after communication direction is changed because top of stack device cannot be reached if one cable is broken

7.3.2.4 Communication Timeout

In ACTIVE, there are two programmable communication timeout timers, **comm timeout short** (once expires, flag fault) and **comm timeout long** (once expired, transition to SLEEP or SHUTDOWN). They monitor the absence of a valid frame from either UART/SPI or daisy chain communications. A valid frame is defined as any frame (response or command) that does NOT contain any errors that prevent the frame from being processed.

In SHUTDOWN, the timers are disabled and reset. In SLEEP, the last timer values are held frozen. The timer is reset every time a valid response or command frame is received.

How to set the timer, timer expiration action are described in COMM_TIMEOUT. In order to avoid entering SHUTDOWN mode before a communications timeout fault, ensure the COMM_TIMEOUT [CTS_TIME] is shorter than the COMM_TIMEOUT [CTL_TIME].

7.3.2.5 Communication Debug Mode

The device provides a communication debug mode to ease the initial development phase. Enter/exit debug is controlled by setting of register DEBUG_CTRL_UNLOCK. Once device is in debug mode, user is able to control the UART/daisy chain baud rate and on/off of COMH/COML RX/TX. Please refer to register DEBUG COMM CTRL. User can always read DEBUG COMM STAT register for comm status disregard the setting/mode of device.

In addition to that, device provides communication low level faults (physical and frame layer)to facilitate debug. Refer to registers from address [0x2301](#page-50-0) – [0x2307](#page-53-0).

7.3.3 Fault Handling

7.3.3.1 Fault Status Hierarchy/Reset/Mask

7.3.3.1.1 Fault Status Hierarchy

BQ79600-Q1 reports faults in hierarchy, as shown in Figure 7-24:

- Level 1 is FAULT SUMMARY register in which each bit represents an OR function of all the bits in its own hierarchy captured in level 2.
- Level 2 bit is the OR function of level 3 bits in its own hierarchy.
- Level 3 contains debug register bits meant to inform host frame and physical layer fault. Level 3 fault is useful in firmware development.
- Any bit triggered in lower level would trigger higher level bit in its hierarchy, e.g. if [TXFIFO_OV] is set, [SPI_PHY], [FAULT_COMM] would also be set.

Note

Host system can periodically poll the FAULT SUMMARY to check the fault status and only read the lower level fault registers if needed.

7.3.3.1.2 Fault Reset and Mask

Once fault is detected, the fault status bit is latched until cleared using the reset bit.

When a specific fault reset bit is set, the same color coded bits in level 1 to level 3 are cleared if the fault condition is gone. If the fault condition persists and the reset bit is written, the fault status bit is not reset. For example, if [TXFIFO_OV], [DVDD_OV] bits are set, [SPI_PHY], [FAULT_COMM] and [FAULT_PWR] are set, if fault conditions are eliminated and write '1' to [RST_UART_SPI] and [RST_PWR], 5 faults bits would be '0'.

When a specific fault mask bit is set, the same color coded bits would be masked, meaning the fault bits will still be set, but the faults will not be reflected in level 1, FAULT_SUMMARY register. For example, if [MSK_UART_SPI] = 1, any bits being set marked green in level 2 and 3 won't set [FAULT_COMM] bit.

When fault is masked, it will also prevent the device from asserting the NFAULT pin when the masked faults occur. See [Section 7.3.3.2](#page-30-0) for details.

MASK/RST Mask Bit **MSK_COMLH MSK_COMLH MSK_MSK_MSK_FCOMM_DET** MSK_FTONE_DET MSK_HB MSK_REG MSK_REG MSK_SYS MSK_RVR Reset Bit **RST_COML H RST_UART SPI** RST_FCOMM DET RST_FTONE DET RST_HB RST_REG RST_REG RST_SYS RST_SYS RST_PWR **Fault Status Level 1 Fault Summary** Bit FAULT_REG FAULT_SYS FAULT_PWR **Level 2 Detailed Fault Register FAULT_COMM1 FAULT_COMM2 FAULT_REG FAULT_SYS FAULT_PWR** FCOMM_DET SPI_FRAME CONF_MON_ERR VALIDATE_DET CVDD_UV_DRST FTONE_DET SPI_PHY FACTLDERR LFO CVDD_OV HB_FAIL COML_FRAME FACT_CRC SHUTDOWN_REC DVDD_OV HB_FAST COML_PHY DRST AVDDREF_OV UART_FRAME COMH_FRAME CTL AVAO_SW_FAIL COMMCLR_DET COMH_PHY CTS STOP_DET TSHUT INH **Level 3 Debug Info Register DEBUG_UART_FRAME DEBUG_SPI_FRAME DEBUG_SPI_PHY DEBUG_COML_FRAME DEBUG_COML_PHY DEBUG_COMH_FRAME DEBUG_COMH_PHY** TR_SOF TR_SOF TR_SOF FMT_ERR RRIERR PERR PERR RRIERR PERR RRIERR PERR RRIERR PERR TR_WAIT TR_WAIT COMCLR_ERR RSOF BERRTAG RR RRSOF BERR TAG RRSOF BERR TAG RC_IERR TXD | RC_IERR TXDATA_UNEXP |RR_BYTE_ERR SYNC2 | |RR_BYTE_ERR SYNC2 | |RR_BYTE_ERR SYNC2 RC_SOF REQUIRE ROBOT RADIO RELATED RELATED RELATED RELATED RELATED RELATED RELATED SYNC1 SYNC1 SYNC1 RC_BYTE_ERR RC_BYTE_ERR TXFIFO_OF RR_CRC BIT RR_CRC BIT RC_CRC RC_CRC TXFIFO_UF RC_CRC RXFIFO_OF FAULT_COMM Bit Bit **MSK_COML_H MSK_UART_SPI MSK_FCOMM_DET MSK_FTONE_DET MSK_HB RST_COML_H RST_UART_SPI RST_FCOMM_DET RST_FTONE_DET RST_HB**

Figure 7-24. Fault Status Hierarchy, Mask and Reset

7.3.3.2 Fault Interface

Host can acquire the fault status with the following two methods:

- Host ignores NFAULT pin, constantly polls the FAULT_SUMMARY register of each device. If FAULT_SUMMARY is non-zero, read the low level fault status registers to obtain more information.
- Host monitors NFAULT pin status. Enable fault status to pass down the daisy chain to bridge device. Enable bridge device's NFAULT pin to be asserted when the FAULT_SUMMARY is non-zero. When NFAULT is triggered, host polls fault information to diagnose further.

7.3.3.2.1 NFAULT

Device integrates an NMOS open-drain output (NFAULT) to signal the MCU that a fault has occurred in the system (either fault from BQ79600-Q1 or from monitoring IC). The NFAULT driver is enabled when [NFAULT_EN] = 1. When BQ79600-Q1 detects an unmasked fault, NFAULT asserts low. When NFAULT is disabled, the device will set the corresponding flag in *FAULT_SUMMARY* register but will not assert NFAULT.

If the fault information of stack devices are not transmitted to bridge device through Section 7.3.3.2.2, NFAULT output only indicates faults in BQ79600-Q1.

7.3.3.2.2 Daisy Chain (COMH and COML)

When using BQ79600-Q1 NFAULT pin to signal the host under a fault detection, the stack devices have to transfer their fault status information to the base device. The information is transmitted through COMH/L interface through the same communication cables:

- In ACTIVE, BQ79600-Q1 detects embedded fault info in response frame from stack device.
- In SLEEP, stack device sends Heartbeat and Fault tone to BQ79600-Q1.
- In SHUTDOWN, use Sniff Detector of BQ79600-Q1 monitors stack device Fault tone.

7.3.3.2.2.1 Fault Transmitting when BQ79600-Q1 in ACTIVE

In ACTIVE mode, stack devices can embed their fault status in their response frames (refer to [Figure 7-7](#page-14-0)) that are sent to BQ79600-Q1. The BQ79600-Q1 can detect their embedded fault info and sets [FTONE_DET] bit once criteria in Figure 7-25 is met. Please refer to [BQ7961X-Q1](http://www.ti.com/product/BQ79616-Q1) on how to use embeded fault feature.

To pass on the fault status of the stack devices, the host sends a stack read which will result with response frame pass through every device in the daisy chain, giving each device an opportunity to embed their fault status to response frame.

Figure 7-25. Embed Fault Detection in Response Frame

7.3.3.2.2.2 Fault Transmitting when BQ79600-Q1 in SLEEP

Because data communication is not available in SLEEP mode, the device provides following options to transmitting fault information:

Transmit the Heartbeat tone (enabled by [HB_TX_EN], used to check integrity of cable between bridge and first stack device). Device does not transmitted fault tone as it has NFAULT.

Detect Heartbeat and Fault tone, enabled, by [TONE_RX_EN].

These tones are transmitted in the same direction as a communication command frame, which is based on the CONTROL1[DIR_SEL] setting. For the tone signal to return back to BQ79600-Q1 (so NFAULT can be triggered if needed), a Ring architecture must be used to support transmitting fault status in SLEEP mode.

Figure 7-26. Heartbeat and Fault Tone Examples

Both the Heartbeat and Fault Tone are a type of tone similar to the communication. One main difference is a communication tone only transmits with a single burst of couplets, while Heartbeat and Fault Tones are sent with a burst of couplets periodically. See [Figure 7-21](#page-26-0) for details.

7.3.3.2.2.3 Fault Transmitting (Automatic Host Wakeup/Reverse Wakeup) when BQ79600-Q1 in SHUTDOWN

The purpose of this user case is to keep BQ79600-Q1 in lowest power mode while still being able to detect fault information from stack devices. In this case, fault information transmittion is similar to that of SLEEP: top of stack device sends HB or Fault tone to BQ79600-Q1. The difference lies in the detection of those tones in BQ79600- Q1. In SHUTDOWN, TONE RX is off, only low power [Section 7.3.5](#page-33-0) is available. Once sniffer detects FAULT tone, it puts device into VALIDATE mode in which full power TONE RX is available, device would validate if true Fault tone exists or not. If yes, it triggers INH. See Figure 7-27 for different case.

Figure 7-27. Reverse Wakeup User Case

[BQ79600-Q1](http://www.ti.com/product/BQ79600-Q1) SLUSDS1A – NOVEMBER 2019 – REVISED AUGUST 2020

7.3.4 INH/ Reverse Wakeup

Note

INH pin is used if Reverse Wakeup feature is used. If this feature is not used, connect this pin to BAT pin, refer to schematic in [Figure 8-1.](#page-54-0)

Reverse wakeup feature is a mechanism where BQ79600-Q1 can wakeup the host, through INH pin, on faulty status from either BQ79600-Q1 or stack devices like BQ7961X-Q1. MCU and its supply (PMIC/SBC) are in SHUTDOWN for power saving on low voltage battery side.

The INH pin is a high voltage output pin that provides voltage from the BAT minus $V_{DROP-IMH}$ to enable an external high voltage regulators (SBC, PMIC). These regulators are usually used to support the microprocessor and VIO pin. When INH PMOS pullup is not activated, INH pin goes to a high Z state, it relies on external circuit to define the pin voltage (in application circuit, 100kohm resistor to GND is used.)

INH PMOS pullup can be triggered:

- In SLEEP mode or VALIDATE mode if following faults are detected regardless of setting of register FAULT_MSK: [FTONE_DET], [HB_FAIL], [HB_FAST], [AVAO_SW_FAIL], [FACT_CRC], [CONF_MON_ERR].
- In ACTIVE, INH can only be triggered by setting [INH_SET_GO] =1.

Once INH triggered, it remains latched in all modes as long as VBAT is not removed.

INH function described above can be disabled by configuring INH DIS[1:0] = 2'b11.

Every time INH PMOS is activated, fault bit [INH] is set. To clear the fault, set INH_DIS[1:0] = 2'b11 (disarm INH driver), then write $[RST, SYS] = 1$. After this, to use INH feature, set INH DIS[1:0] = 2'b00.

As part of safety diagnostic (SM202 in Safety Manual), host can trigger INH in ACTIVE and check if pin voltage is set properly: If INH pin voltage is higher than $V_{INH-DET}$, [INH_STAT] = 1.

Note

INH pin should be considered a "high voltage logic" terminal, thus should be used to drive the EN terminal of the system's power management device. It should be not used as a switch for power management supply itself. This terminal is not reverse battery protected and thus should not be connected outside of the system module.

7.3.5 Sniff Detector

Note

Sniff detector is only used if reverse wakeup feature is used.

Sniff detector, powered by AVAOREF, is used to detect fault tone from stack device on COMH* or COML*. This detector would trigger if it detects/counts no less than nVALIDATE of continuous couplets (either "-" or "+") with amplitude larger than V_{VAL} THR. If any couplet timing interval is larger than t_{SNIFFIDLE}, detector/counter is reset.

This sniff detector rejects HB tone since nVALIDATE is more than 30, both HB/Fault tone are "-" tone; detector doesn't expect "+" tone.

Note

The usage assumption of this detector is when system is in idle mode, BQ79600-Q1 in SHUTDOWN.

Sniff detector is only effective in SHUTDOWN. Once detector is triggered, device transitions from SHUTDOWN to VALIDATE. The sniff detector is by default disabled when first transition from COMPLETE OFF to SHUTDOWN. To enable the feature, host has to keep [SNIFDET_EN] = '1' & [SNIFDET_DIS] = '0' before transitioning to SHUTDOWN. After enabling the detector, if device doesn't transition to COMPLETE OFF, the only way to disable the detector is to keep [SNIFDET_DIS] = '1'. (Disable bit has higher priority so don't care about the setting of [SNIFDET_EN]) before transitioning to SHUTDOWN.)

7.3.6 Device Diagnostic

The product is developed as a safety element out of context (SEooC), with a target safety goal of ASIL-D for communication. The following sub-sections describe the diagnostic control and fault status that can be used as part of the safety mechanisms.

The Safety Manual and FMEDA for BQ79600-Q1 are available separately from Texas Instruments. Contact TI Sales Associate or Applications Engineer for further information.

7.3.6.1 Power Supplies Check

7.3.6.1.1 Power Supply Diagnostic Check

The internal power supply circuits have overvoltage, undervoltage, and/or current limit checks. The table below summarizes the diagnostics that apply for each power supply and the corresponding action when failure is detected.

7.3.6.1.2 Power Supply BIST

The device implemented a power supply BIST (Built-In Self-Test) function to test CVDD, DVDD, AVDDREF OV detection comparator integrity. It is a command base function initiated by host. Steps below explains how it works, and further details can be found in Safety Manual (SM017).

- 1. Host shall read the register FAULT_PWR to verify [CVDD_OV], [DVDD_OV], [AVDDREF_OV] are low.
- 2. Host shall write [PWR_DIAG_GO] = 1.
- 3. After 1.7ms, host shall read if [PWR_DIAG_RDY] = 1, else shall, keep waiting, reread.
- 4. If yes, host shall read FAULT_PWR register, [CVDD_OV], [DVDD_OV], [AVDDREF_OV] to verify the bits are asserted.
- 5. Host shall reset faults above.

7.3.6.2 Thermal Shutdown

Thermal shutdown (TSHUT) event occurs when the Thermal Shutdown sensor value exceeds the thermal shutdown temperature threshold. The sensor operates without interaction and is separated from the ADC measured die sensor. The thermal shutdown function has a register-status indicator flag (*FAULT_SYS[TSHUT]*) that is saved during the shutdown event and can be read after the device is waken back up. When a TSHUT fault occurs, the device immediately enters the SHUTDOWN mode. Any pending transactions on UART or daisy chain are discarded. There is no fault signaling when a thermal shutdown event occurs, as the device immediately shuts down.

To awaken the device, host shall ensure the ambient temperature is below T_{SDFALL} and sends a WAKE ping to the base device. Host shall not attempt to wake the device if the ambient temperature is still above T_{SDFALL} .

Upon waking up, the *FAULT_SYS[TSHUT]* bit is set. The *FAULT_SYS[SHUTDOWN_REC]* = 1 indicating the prior shutdown was caused by abnormal event. See [Section 7.5.17](#page-44-0) for more details. If the system faults are unmasked, *FAULT_MSK1[MSK_SYS]* = 0, the thermal shutdown will be reflected as FAULT and will be indicated in the *FAULT_SUMMARY* register and the assertion of the NFAULT pin.

7.3.6.3 Oscillators Watchdog

The oscillators are monitored by watchdog circuits. There are two oscillators in the device, the HFO and the LFO. If these oscillators are not functioning, the device does not operate. If the HFO or LFO does not transition within the expected time, the watchdog circuits trigger Digital Reset.

When such unexpected reset occurs, it is recommended for the host to send a SHUTDOWN ping/tone to the problem device and follow up a WAKE ping to reset the daisy chain. If the oscillators are truly damaged, the device will not restart and must be replaced.

In addition to the watchdog, the LFO frequency is monitored to ensure it stays within acceptable limits. If the LFO frequency falls outside of the expected range, the *FAULT_SYS_FAULT[LFO]* bit is set.

7.3.6.4 Register Bit Flip Monitor

This bit flip checker monitors 2 configuration registers: DEV_CONF1, FAULT_MSK. It is always running when device is out of SHUTDOWN. Whenever user changes those 2 register settings or any of the register bit flips, fault bit [CONF_MON_ERR] is set.

Once user changes the setting, user shall write [CONF_MON_GO]=1 (resample 2 register values), write [RST_REG] =1 to clear the [CONF_MON_ERR] fault, after this point, if any bit flips among those 2 registers, [CONF_MON_ERR] is set. After device resets (receive WAKE ping or [SOFT_RESET] = 1), [CONF_MON_ERR] $= 0.$

This device does not have customer register CRC check and the register bit flip monitor provides the protection for the above mentioned customer registers.

7.3.6.5 SPI FIFO Diagnostic

The FIFO diagnostic mode provides a method for host to exercise the RX/TX FIFOs. Please refer to safety manual for detailed FIFO diagnostic safety mechanism implementation (SM132).

7.4 Device Functional Modes

See [Section 7.3.1](#page-9-0)

7.5 Register Maps

Figure 7-28. Register Summary

7.5.1 Register Summary Table

7.5.2 Register: DIR0_ADDR

7.5.3 Register: DIR1_ADDR

7.5.4 Register: CONTROL1

7.5.5 Register: CONTROL2

7.5.6 Register: DIAG_CTRL

7.5.7 Register: DEV_CONF1

7.5.8 Register: DEV_CONF2

7.5.9 Register: TX_HOLD_OFF

7.5.10 Register: SLP_TIMEOUT

7.5.11 Register: COMM_TIMEOUT

7.5.12 Register: SPI_FIFO_UNLOCK

7.5.13 Register: FAULT_MSK

7.5.14 Register: FAULT_RST

7.5.15 Register: FAULT_SUMMARY

7.5.16 Register: FAULT_REG

7.5.17 Register: FAULT_SYS

7.5.18 Register: FAULT_PWR

7.5.19 Register: FAULT_COMM1

7.5.20 Register: FAULT_COMM2

7.5.21 Register: DEV_DIAG_STAT

7.5.22 Register: PARTID

7.5.23 Register: DIE_ID1

7.5.24 Register: DIE_ID2

7.5.25 Register: DIE_ID3

7.5.26 Register: DIE_ID4

7.5.27 Register: DIE_ID5

7.5.28 Register: DIE_ID6

7.5.29 Register: DIE_ID7

7.5.30 Register: DIE_ID8

7.5.31 Register: DIE_ID9

7.5.32 Register: DEBUG_CTRL_UNLOCK

7.5.33 Register: DEBUG_COMM_CTRL

7.5.34 Register: DEBUG_COMM_STAT

7.5.35 Register: DEBUG_SPI_PHY

7.5.36 Register: DEBUG_SPI_FRAME

7.5.37 Register: DEBUG_UART_FRAME

7.5.38 Register: DEBUG_COMH_PHY

7.5.39 Register: DEBUG_COMH_FRAME

7.5.40 Register: DEBUG_COML_PHY

7.5.41 Register: DEBUG_COML_FRAME

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

This section is concerned with the external operation, what external components are required to add to the device to make it usable in a particular design, and how to calculate the values for those external components.

8.2 Typical Applications

8.2.1 Bridge With Reverse Wakeup in UART

The following application circuit is used when user chooses to use UART interface and any of those features: reverse wakeup, ring architecture, fault/heartbeat tone.

Figure 8-1. Typical Bridge with Reverse Wakeup in UART Applications Circuit

8.2.1.1 Design Requirements

Table 8-1 describes the design parameters.

Table 8-1. Recommended Design Requirement

PARAMETER	VALUE		
UART speed	1Mbps		

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 MCU Interface (UART, NFAULT)

To select UART interface, connect nCS, nUART/SPI and SCLK pins to GND. UART interface includes RX/TX pins. They are pulled up through a 10-100kΩ resistor to VIO like figure above.

NFAULT pin, if not used, connect to GND. Otherwise, pull it up wtih 100kΩ to VIO.

8.2.1.2.2 Daisy Chain Interface

Given that galvanic isolation is expected between BQ79600-Q1 and stack BQ devices, transformer isolation is recommended. Section 8.2.1 shows the interface components values.

Contact TI for transformer recommendations.

8.2.1.2.3 INH Connection

INH pin is connected to the power management IC (PMIC) enable pin such that when reverse wakeup is triggered, INH would be pulled towards BAT and enable PMIC. INH pin should always be lower than BAT pin. The 100kΩ connected to INH in [Section 8.2.1](#page-54-0) is to make sure INH pin potential is defined when INH driver is off.

8.2.1.3 Application Performance Plot

Figure 8-2. Command and Response Frame for Read from 2 Stack Devices

[BQ79600-Q1](http://www.ti.com/product/BQ79600-Q1) SLUSDS1A – NOVEMBER 2019 – REVISED AUGUST 2020

Figure 8-3. Zoomed View of Response Frame for 8 Registers Read from Stack Devices

8.2.2 Bridge Without Reverse Wakeup in SPI

The following application circuit is used when user chooses to use SPI interface and none of those features: reverse wakeup, ring architecture, fault/heartbeat tone.

8.2.2.1 Design Requirements

Table 8-2 describes the design parameters.

Table 8-2. Key Requirements

14.01000 = 1.107 1.004 and 0.0100			
PARAMETER	VALUE		
SPI speed	.6Mbps <u>_</u>		

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 MCU Interface (SPI, SPI_RDY, NFAULT)

To select SPI interface, connect MOSI, MISO, SCLK, nCS, nUART/SPI as figure above shows. Connect SPI_RDY to MCU GPIO port for SPI flow control use, [Section 7.3.2.1.2.2.1.](#page-20-0)

NFAULT pin, if not used, connect to GND. Otherwise, pull it up wtih 100KΩ to VIO.

8.2.2.2.2 Daisy Chain Interface

Refer to [Section 8.2.1.2.2](#page-54-0).

8.2.2.3 Application Performance Plot

See [Application Performance Plot](#page-55-0) for application performanace curve.

9 Power Supply Recommendations

The BQ79600-Q1 can be powered by either directly from 12-V battery (nominal 9 - 16V) or regulated 5-V supply. The design consideration for both options are described in the table below.

Table 9-1. Supply Design Considerations

10 Layout

The layout for this device must be designed carefully. Any design outside these guidelines can affect the communication robustness and EMI performance. Care must be taken in the layout of signals to and from the device to avoid coupling noise onto sensitive inputs. The layout of ground and power connections, as well as communication signals, should also be made carefully.

10.1 Layout Guidelines

10.1.1 Ground Planes

It is very important to establish a clean grounding scheme to ensure best performance of the device. There is one ground pin (GND) on the device. It is a good practice to use top and bottom PCB layers for signal routing, and use middle layers as ground planes. Even on a PCB layer that is mainly for signal routing, it is good practice to have a small island of ground pour if possible to provide a low-impedance ground, rather than simply a via through the ground trace to an lower ground plane. Create a keep-out area (no other traces and no ground plane) around the daisy chain components in all PCB layers.

There is a strong recommendation to have a minimum of 4 layers in the PCB, with one fully dedicated layer as an unbroken VSS plane (except thermal reliefs). Avoid placing tracks on this layer to maintain the unbroken integrity of the plane structure.

10.1.2 Bypass Capacitors for Power Supplies

The bypass capacitors of the following pins must be placed as close to the device pins as possible to ensure proper performance.

• BAT, VIO, CVDD, DVDD

10.1.3 UART/SPI communication

The UART/SPI interface (MISO/TX, MOSI/RX, SCLK, nCS, nUART/SPI_RDY) between MCU and BQ79600-Q1 shall be kept as short and straight as possible for optimized EMC performance.

10.1.4 Daisy Chain Communication

It is important to have proper layout on the COMHP/N and COMLP/N circuits in order to have the best robust daisy chain communication.

- Keep differential traces as short as possible and as straight as possible. Minimize turns and avoid any looping on the traces.
- Keep the differential traces on the same layers. Run the trace in parallel with shielding and matching trace impedance.
- Place the isolation components close to the connectors.
- Create a keep-out area (no other traces and no ground plane) around the daisy chain components in all PCB layers.

10.2 Layout Example

This section presents the BQ79600-Q1 Evaluation Module (EVM) design as a layout example. Given the EVM doesn't have an MCU, the example of UART/SPI connection layout is not optimized.

[BQ79600-Q1](http://www.ti.com/product/BQ79600-Q1) SLUSDS1A – NOVEMBER 2019 – REVISED AUGUST 2020

Figure 10-1. Top Layer Layout

Figure 10-2. Signal 1 Layer Layout

Figure 10-3. Signal 2 Layer Layout

Figure 10-4. Bottom Layer Layout

11 Device and Documentation Support

11.1 Device Support

11.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](http://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Support Resources

TI E2E™ [support forums](http://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

[TI Glossary](http://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com www.ti.com 3-Jun-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

PACKAGE OUTLINE

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated