

4.3 GHz, Ultrahigh Dynamic Range, Dual Differential Amplifier

Data Sheet **[ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf)**

FEATURES

−3 dB bandwidth of 4.3 GHz

High performance (HP), low power (LP), and power down modes Preset 20 dB gain can be reduced by adding external resistors Channel to channel gain error: 0.04 dB at 500 MHz Channel to channel phase error: 0.6° at 500 MHz Differential or single-ended input to differential output Internally dc-coupled inputs and outputs Low noise input stage: 7.4 dB noise figure at 500 MHz Low broadband distortion for supply = 5 V, HP mode, and 2 V p-p 200 MHz: −94 dBc (HD2), −103 dBc (HD3) 500 MHz: −82 dBc (HD2), −82 dBc (HD3) IMD3 of −104 dBc at 200 MHz and −90 dBc at 500 MHz Low single-ended input distortion Slew rate: 20 V/ns Maintains low distortion for output common-mode voltage down to 1.25 V Single-supply operation: 3.3 V or 5 V Low dc power consumption: 148 mA at 5 V (HP mode), and 80 mA at 3.3 V (LP mode)

APPLICATIONS

Differential ADC drivers Single-ended to differential conversions RF/IF gain blocks SAW filter interfacing

GENERAL DESCRIPTION

The [ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) is a high performance, dual differential amplifier optimized for intermediate frequencies (IF) and dc applications. The amplifier offers a low noise of 1.29 nV/√Hz and excellent distortion performance over a wide frequency range, making it an ideal driver for high speed 16-bit analog-to-digital converters (ADCs). Th[e ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) is ideally suited for use in high performance zero-IF and complex IF receiver designs. In addition, this device has excellent low distortion for single-ended input driver applications.

Th[e ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) provides a gain of 20 dB. For the single-ended input configuration, the gain is reduced to 18 dB. Using two external series resistors for each amplifier expands the gain flexibility of the amplifier and allows for any gain selection from 0 dB to 20 dB for a differential input and 0 dB to 18 dB for a single-ended input. In addition, this device maintains low distortion down to output common-mode levels of 1.25 V, and therefore providing an added capability for driving CMOS ADCs at ac levels up to 2 V p-p.

FUNCTIONAL BLOCK DIAGRAM

The quiescent current of the [ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) using a 5 V supply is typically 74 mA per amplifier in high performance mode. When disabled, each amplifier consumes only 3.5 mA, and has 58 dB input to output isolation at 100 MHz.

The device is optimized for wideband, low distortion, and low noise operation, giving it unprecedented performance for overall spurious-free dynamic range (SFDR). These attributes, together with its adjustable gain capability, make this device the amplifier of choice for driving a wide variety of ADCs, mixers, pin diode attenuators, SAW filters, and multielement discrete devices.

Fabricated on an Analog Devices, Inc., high speed silicon germanium (SiGe) process, the [ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) is supplied in a compact 4 mm \times 4 mm, 24-lead LFCSP package and operates over the −40°C to +85°C temperature.

Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=%20ADL5567.pdf&page=&product=ADL5567&rev=A)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patentrights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

7/2016—Revision 0: Initial Version

SPECIFICATIONS

Supply voltage (V_S) = 3.3 V or 5 V, high performance (HP) mode, output common-mode voltage (V_{COM}) = V_S/2, source impedance (RS) = 100 Ω differential, load impedance (RL) = 200 Ω differential, output voltage (V_{OUT}) = 2 V p-p, frequency = 200 MHz, T_A = 25°C, parameters specified for differential input and differential output, signal spacing = 2 MHz for two-tone measurements, unless otherwise noted.

Table 1.

Data Sheet **ADL5567**

¹ NSD RTI is calculated from NF, as follows:

NSD (RTI) = 1/2 $\times \sqrt{4kT \times 10^{N F/10} - 1 \times R_N}$

where:

k is Boltzmann's constant, which equals 1.381 × 10−23J/K.

T is the standard absoltute temperature for evaluating noise figure, which equals 290 K.

 R_{IN} is the differential input impedance of each amplifier, which equals 100 Ω .

² OP1dB is not specified above 500 MHz, as the output level exceeds absolute maximum level allowed (se[e Table 2\).](#page-5-3)

ABSOLUTE MAXIMUM RATINGS

Table 2.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment.

Careful attention to PCB thermal design is required.

Table 3. Thermal Resistance

¹ Measured on Analog Devices evaluation board.

² Based on simulation with JEDEC standard JESD51.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

 V_S = 3.3 V or 5 V, HP mode, V_{COM} = V_S/2, R_S = 100 Ω differential, RL = 200 Ω differential, V_{OUT} = 2 V p-p, frequency = 200 MHz, T_A = 25°C, parameters specified for differential input and differential output, signal spacing = 2 MHz for two-tone measurements, unless otherwise noted.

Figure 5. Gain vs. Frequency over Temperature at $V_s = 3.3$ V

Figure 6. Channel to Channel Gain Mismatch CHA – CHB vs. Frequency

Figure 7. Channel to Channel Phase Mismatch CHA – CHB vs. Frequency

Figure 8. OP1dB vs. Frequency over Temperature

Figure 9. Noise Figure vs. Frequency over V_S, HP Mode

Figure 10. Noise Spectral Density (NSD) vs. Frequency over V_S, HP Mode

Figure 11. IMD3 and OIP3 vs. Frequency over Supply Voltage and Power Modes

Figure 12. OIP3 vs. Frequency over Temperature, Supply Voltage, and Power Modes

Figure 13. IMD3 vs. Frequency over Temperature, Supply Voltage, and Power Modes

Figure 15. IMD2 and OIP2 vs. Frequency over Supply Voltage and Power Modes

Figure 16. HD2 vs. Frequency over Supply Voltage and Power Modes

Figure 17. HD3 vs. Frequency over Supply Voltage and Power Modes

Figure 18. HD2 vs. Frequency over Temperature, Supply Voltage, and Power Modes

Figure 19. HD3 vs. Frequency over Temperature, Supply Voltage, and Power Modes

Figure 20. HD2 and HD3 vs. Output Power (PouT) per Tone, 3.3 V LP Mode and 5 V HP Mode

Figure 21. IMD3 vs. Pout per Tone for 3.3 V LP Mode and 5 V HP Modes

Figure 22. Harmonic Distortion (HD2 and HD3) vs. V_{COM} for $V_S = 5 V$, High Performance Mode and $V_s = 3.3$ V, Low Power Mode

Figure 23. IMD3 vs. V_{COM} for 3.3 V LP Mode and 5 V HP Mode

Figure 24. IMD3 vs. Supply Current (I_{SUPPLY}) Distribution, 200 MHz, $V_S = 5$ V

Figure 25. HD2 and HD3 vs. Frequency for $V_S = 2.8$ V, LP Mode (Two Devices)

Figure 26. Disable Time Response, $V_S = 3.3$ V, Low Power Mode

Figure 27. HD2 vs. Frequency for Single-Ended Input Circuit

Figure 30. Large Signal Pulse Response, $V_{OUT} = 4 V p-p$, $V_S = 3.3 V$

Figure 32. Group Delay vs. Frequency, $V_S = 5$ V, High Performance (HP) and Low Power (LP) Modes

Data Sheet **ADL5567**

0 –10 REVERSE ISOLATION (dB) **REVERSE ISOLATION (dB) –20 –30 –40 –50 –60 –70 300k 3M 30M 300M 3G** 13858-032 **FREQUENCY (Hz)**

Figure 33. Reverse Isolation (SDD12) vs. Frequency

Figure 34. Differential Input Equivalent RLC Network vs. SDD11 (Z_0 = 100 Ω)

Figure 35. Differential Output Equivalent RLC Network vs. SDD22 ($Z₀ = 100 \Omega$)

Figure 36. Channel to Channel Isolation vs. Frequency

Figure 37. Supply Current vs. Temperature over V_s and Power Modes

THEORY OF OPERATION

The [ADL5567 i](http://www.analog.com/ADL5567?doc=ADL5567.pdf)s a high gain, fully differential dual amplifier/ ADC driver that operates on a single power supply voltage (V_s) of 3.3 V or 5 V. Internal resistors preset the gain to 20 dB, and external resistors can be added to reduce this gain. The −3 dB bandwidth is 4.3 GHz, and it has a differential input impedance of 100 Ω. It has a differential output impedance of 10 Ω and an operating output common-mode voltage range of 1.25 V to 3 V with 5 V supply.

Th[e ADL5567 i](http://www.analog.com/ADL5567?doc=ADL5567.pdf)s composed of a pair of fully differential amplifiers with on-chip feedback and feedforward resistors. The gain is fixed at 20 dB, but it can be reduced by adding two resistors in series with the two inputs (see th[e Gain Adjustment and Interfacing s](#page-16-1)ection). The amplifier provides a high differential open-loop gain and has an output common-mode circuit that enables the user to change the output common-mode voltage by applying a voltage to a VCOMx pin.

Each amplifier provides superior low distortion for frequencies near dc to beyond 500 MHz, with low noise and low power consumption. The low distortion and noise are realized with a 3.3 V power supply at 140 mA. This amplifier achieves an IMD3 of −104 dBc at 200 MHz, and −90 dBc IMD3 at 500 MHz for 2 V p-p operation. In addition, th[e ADL5567 c](http://www.analog.com/ADL5567?doc=ADL5567.pdf)an deliver 5 V p-p operation under heavy loads. The internal gain is set at 20 dB, and the device has a noise figure of 7.1 dB and a RTI voltage NSD of 1.29 nV/√Hz at 200 MHz. When comparing noise figure and distortion performance, this amplifier delivers the best in category spurious-free dynamic range (SFDR).

The [ADL5567 i](http://www.analog.com/ADL5567?doc=ADL5567.pdf)s very flexible in terms of input/output coupling. It can be ac-coupled or dc-couplied. For dc coupling, the output common-mode voltage can be adjusted (using the VCOMx pins) from 1.25 V to 1.8 V for V_s at 3.3 V, and up to 3 V with V_s at 5 V.

The distortion performance as a function of common-mode voltage is shown in [Figure 22 a](#page-10-0)n[d Figure 23.](#page-10-1) Note that the input common-mode voltage follows the output common-mode voltage when at the inputs are ac-coupled.

Figure 38. Basic Structure

For dc-coupled inputs, the input common-mode voltage must stay between 1.2 V and 1.8 V for a 3.3 V supply and 1.3 V to 3.5 V for a 5 V supply. Note again that for ac-coupled applications with series capacitors at the inputs, as shown in [Figure 38,](#page-13-1) the input common-mode level is set to be the same as the voltage at VCOMx.

Due to the wide input common-mode range, this device can easily be dc-coupled to many types of mixers, demodulators, and amplifiers. Forcing a higher input common-mode level does not affect the output common-mode level in dc-coupled operations. If the outputs are ac-coupled, no external VCOMx voltage adjustment is required because the amplifier output commonmode level is set to $V_s/2$.

APPLICATIONS INFORMATION **BASIC CONNECTIONS**

[Figure 39 s](#page-14-2)hows the basic connections for operating th[e ADL5567.](http://www.analog.com/ADL5567?doc=ADL5567.pdf) Apply a voltage between 3 V and 5 V to the VCC1 and VCC2 pins through a 5.1 nH inductor and decouple the supply side of the inductor with at least one low inductance, 0.1 µF surface-mount ceramic capacitor. This inductor, together with the internal capacitance at the VCCx pins, results in a two-pole, low-pass network and reduces the noise from the power supply.

Decouple the VCOM1 and VCOM2 pins (Pin 21 and Pin 10) using a 0.1 µF capacitor. The ENBL1 and ENBL2 pins (Pin 22 and Pin 9) are tied to logic high, respectively, to enable each amplifier. A differential signal is applied to Amplifier 1 through Pin 1 (VIN1) and Pin 2 (VIP1) and to Amplifier 2 through Pin 5 (VIP2) and Pin 6 (VIN2). Each amplifier has a gain of 20 dB.

The Amplifier 1 input pins, Pin 1 (VIN1) and Pin 2 (VIP1), and output pins, Pin 18 (VON1) and Pin 17 (VOP1), are biased by applying a voltage to Pin 21 (VCOM1). If VCOM1 is left open, VCOM1 equals $\frac{1}{2}$ of V_s. The Amplifier 2 input pins, Pin 5 (VIP2) and Pin 6 (VIN2), and the output pins, Pin 13 (VON2) and Pin 14 (VOP2), are biased by applying a voltage to VCOM2. If VCOM2 is left open, VCOM2 equals $\frac{1}{2}$ of Vs.

The [ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) can be ac-coupled as shown i[n Figure 39,](#page-14-2) or can be dc-coupled if within the specified input and output commonmode voltage ranges. Pulling the ENBL1/ENBL2 pins low puts the [ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) in sleep mode, reducing the current consumption to 7 mA at ambient temperature.

INPUT AND OUTPUT INTERFACING

Th[e ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) can be configured as a differential input to differential output driver, as shown i[n Figure 40.](#page-15-1) The 50 Ω resistors, R1 and R2, combined with the input balun, provide a 50 Ω input match for the 100 Ω input impedance. The input and output 0.1 μ F capacitors isolate the $V_{CCX}/2$ bias from the source and balanced load. The load equals 200 Ω to provide the expected ac performance (see th[e Specifications](#page-2-0) section).

Figure 40. Differential Input to Differential Output Configuration

The differential gain of th[e ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) is dependent on the source impedance and load, as shown i[n Figure 41.](#page-15-2) The differential gain (A_V) can be determined by

Single-Ended Input to Differential Output

Th[e ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) can also be configured in a single-ended input to differential output driver, as shown i[n Figure 42.](#page-15-3) In this configuration, the gain of the device is reduced due to the application of the signal to only one side of the amplifier. The input and output 0.1μ F capacitors isolate the $V_{CCx}/2$ bias from the source and the balanced load.

The single-ended circuit configuration can be accomplished in three steps (see [Figure 42\)](#page-15-3), assuming a 50 Ω RS source. First, calculate the input impedance (R_{IN}) of the amplifier using the following formula:

$$
R_{IN} = \frac{RG}{1 - \left(\frac{RF}{2 \times (RG + RF)}\right)}
$$
(2)

Thus, $R_{IN} = 91.7 \Omega$.

The next step is to calculate the termination of Resistor R2 (see [Figure 42\)](#page-15-3). Because RS must be equal to the parallel equivalent resistance of R2 and R_{IN},

$$
RS = \frac{R2 \times R_{IN}}{R2 + R_{IN}}
$$

Thus,

$$
R2 = R_{IN} \times RS / (R_{IN} - RS)
$$
 (3)

When $RS = 50 \Omega$ and $R_{IN} = 91.7 \Omega$, $R2 = 109 \Omega$.

The last step is to calculate the gain path rebalancing resistor, R1 (se[e Figure 42\)](#page-15-3), using the following formula:

$$
R1 = \frac{RS \times R2}{RS + R2}
$$

Thus,
$$
R1 = 34.0 \Omega
$$
.

See the [AN-0990 Application Note](http://www.analog.com/AN-0990?doc=ADL5567.pdf) for more information on terminating single-ended inputs. The single-ended gain configuration of th[e ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) is dependent on the source impedance and load, as shown in [Figure 43.](#page-15-4)

Determine the single-ended gain (A_{V1}) using the following two equations:

$$
R_{MATCH} = \frac{R2 \times R_{IN}}{R2 + R_{IN}}\tag{4}
$$

where R_{MATCH} is the input resistance value that matches Rs, calculated as follows:

$$
A_{VI} = \frac{500}{50 + \left(\frac{RS \times R2}{RS + R2}\right)} \times \frac{R2}{RS + R2} \times \frac{R_{MATCH} + RS_S}{R_{MATCH}} \times \frac{RL}{10 + RL}
$$
(5)

Rev. A | Page 16 of 23

Figure 44. HD2 for Single-Ended (SE) and Differential (DIFF) Configurations vs. Frequency, $V_{OUT} = 2 V p-p$, RL = 200 Ω

INPUT AND OUTPUT EQUIVALENT CIRCUITS

The differential input and outptut impedance can be modeled by simple RLC equivalent circuits as shown i[n Figure 45.](#page-16-3) [Figure 34](#page-12-0) shows the comparison of the measured and modeled impedances for the input network. Likewise, [Figure 35](#page-12-1) shows the same comparison for the output network.

Figure 45. Model of Differential Input and Output Circuit

GAIN ADJUSTMENT AND INTERFACING

The effective gain of th[e ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) can be reduced by adding two resistors in series with the inputs to reduce the gain.

Figure 46. Gain Adjustment Using a Series Resistor

To find R_{SERIES} for a given A_V gain and RL, use the following equation:

$$
R_{SERIES} = \frac{500}{A_V} \times \left(\frac{RL}{10 + RL}\right) - 50\tag{6}
$$

The necessary shunt component, RSHUNT, to match to the source impedance, RS, can be expressed as

$$
R_{SHUNT} = \frac{1}{\frac{1}{RS} - \frac{1}{2R_{SERIES} + 100}}
$$
(7)

The shunt resistor values for multiple target voltage gains are listed in [Table 5.](#page-16-4) The source resistance and input impedance need careful attention when using Equation 5. The input impedance of th[e ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) and the reactance of the ac coupling capacitors must be considered before assuming that they make a negligible contribution.

To calculate the gain (A_V) for a given RSERIES and RL, use the following equation:

$$
A_V = \left(\frac{500}{R_{SERIES} + 50}\right) \times \left(\frac{RL}{10 + RL}\right)
$$
 (8)

Note that Equation 8 only gives the absolute gain and does not take into account that the circuit introduces a 180° phase shift. To account for this phase shift, multiply the product of Equation 8 by -1 .

EFFECT OF LOAD CAPACITANCE

Load capacitance, including stray capacitance from PCB traces, affect the bandwidth and flatness of the [ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) frequency response, resulting in excessive peaking. Adding external series resistors to each output isolates the load capacitance from the outputs, and reduces the peaking effectively. Respective frequency responses resulting from the addition of 1.5 pF and 3 pF differential load capacitance (C_{LD}) as well as series resistance (R_{SE}) of 15 Ω are shown i[n Figure 47.](#page-17-1)

Figure 47. Frequency Response for Various Load Capacitances, $V_S = 5$ V, High Performance Mode, RL = 200 Ω

ADC INTERFACING

A wideband data acquisition system (AD-FMCADC7-EBZ) using the [ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) together with th[e AD9625](http://www.analog.com/AD9625?doc=ADL5567.pdf) 2.6 GSPS, 12-bit ADC is shown in [Figure 51.](#page-18-0) The RC filter after the amplifier works with the pole formed by the ADC input capacitance to attenuate the broadband noise and out-of-band harmonics generated by the amplifier, as well as blocking the sharp switching pulses from reaching the amplifier outputs and creating nonlinear effects. Component values for different acquisition bandwidth are listed i[n Table 6.](#page-18-1) An additional filter more specific to the system rejection requirements is also needed ahead of the [ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) amplifier to prevent unwanted signals from compressing the amplifier as well as from reaching the ADC.

The signal-to-noise ratios with respect to full scale of the ADC system (SNR FS), using various sources for sampling clock on several circuit boards (such as the BRD-2, BRD-4, or BRD-5) are shown i[n Figure 48.](#page-17-2) Two-tone intermodulation distortion performance is shown in [Figure 49,](#page-17-3) and the relative frequency responses for this ADC system with different output filter capacitors, are shown in [Figure 50.](#page-17-4)

Figure 50. Measured Relative Frequency Response

Table 6. Example RC Values for Various Bandwidth Limits

Figure 51. Wideband ADC Interfacing Example[: ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) Driving th[e AD9625](http://www.analog.com/AD9625?doc=ADL5567.pdf)

Figure 52. General-Purpose Characterization Circuit

SOLDERING INFORMATION AND RECOMMENDED LAND PATTERN

[Figure 53](#page-19-2) shows the recommended land pattern for th[e ADL5567.](http://www.analog.com/ADL5567?doc=ADL5567.pdf) The [ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) is contained in a 4 mm \times 4 mm LFCSP package, which has an exposed ground pad (EP). This pad is internally connected to the ground of the chip. To minimize thermal impedance and ensure electrical performance, solder the pad to the low impedance ground plane on the PCB. To further reduce thermal impedance, it is recommended that the ground planes on all layers under the paddle be stitched together with vias.

For more information on land pattern design and layout, refer to the AN-772 Application Note, [A Design and Manufacturing](http://www.analog.com/AN-772?doc=ADL5567.pdf) [Guide for the Lead Frame Chip Scale Package \(LFCSP\)](http://www.analog.com/AN-772?doc=ADL5567.pdf).

The land pattern on the [ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) evaluation board provides a simulated thermal resistance (θ_{JA}) of 56 °C/W.

EVALUATION BOARD

[Figure 54](#page-20-0) shows the schematic of th[e ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) evaluation board. The evaluation board is powered by a single supply in the 3 V to 5 V range. The power supply is decoupled by 10 µF and 0.1 µF capacitors. Inductors L1 and L2 decouple th[e ADL5567](http://www.analog.com/ADL5567?doc=ADL5567.pdf) from the power supply. [Table 7 d](#page-21-0)etails the various configuration options of the evaluation board.

[Figure](#page-21-1) 55 and [Figure 56](#page-21-2) show the component and circuit side layouts of the evaluation board.

The balanced input and output interfaces are converted to singleended with a pair of baluns (Mini-Circuits TCM1-43X+). The baluns at the input, T1 and T2, provide a 50 Ω single-ended to differential transformation. The output baluns, T3 and T4, and the matching components are configured to provide a 200 Ω to 50 Ω impedance transformation with an insertion loss of about 11 dB.

Figure 53. Recommended Land Pattern

Figure 54. Evaluation Board Schematic

Table 7. Evaluation Board Configuration Options

Figure 56. Layout of Evaluation Board, Circuit Side

Figure 55. Layout of Evaluation Board, Component Side

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

©2016–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D13858-0-8/18(A)

Rev. A | Page 23 of 23