

# CGD1700HB2P-BM2

Dual Channel Isolated Gate Driver  
for BM2 Half-Bridge Modules up to 1700 V

## Technical Features

- Optimized for use with Wolfspeed's High-Performance BM2 Half-Bridge Power Modules
- High-Frequency, Ultra-Fast Switching Operation
- Onboard 2 W Isolated Power Supplies
- Secondary UVLO with Hysteresis
- Primary OVLO and Reverse Polarity Protection
- Differential Inputs for Increased Noise Immunity
- Increased overcurrent trip level versatility
- Very Low Isolation Capacitance



## Applications

- Wolfspeed 62 mm BM2 Module Evaluation
- DC Bus Voltage up to 1500 V

## System Benefits

- Onboard Overcurrent, Shoot-Through, and Reverse Polarity Protection
- Single-Ended to Differential Daughter Board Available (CGD12HB00D)

## Maximum Parameters (Verified by Design)

Parameter	Symbol	Value	Unit
Supply Voltage	$V_{DC}$	-0.5 to 13.2	V
Logic Level Input	$V_I$	-0.5 to 5.5	
Output Peak Current ( $T_A = 25\text{ }^\circ\text{C}$ )	$I_o$	$\pm 10$	A
Output Power per Channel ( $T_A = 25\text{ }^\circ\text{C}$ )	$P_{Drive}$	2	W
Maximum Switching Frequency (Module & MOSFET Dependent, see Power Estimate Section)	$f_s$	70	kHz
Ambient Operating Temperature	$T_{OP}$	-40 to 85	$^\circ\text{C}$
Storage Temperature	$T_{STG}$	-40 to 85	

## Gate Driver Electrical Characteristics ( $T_{vj} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Supply Voltage	$V_{DC}$	10.8	12	13.2	V	Single-Ended Inputs
Secondary Under Voltage Lockout	$V_{UVLO}$		11.5	12		
Secondary UVLO Hysteresis	$V_{HYS}$		0.06			
Over Voltage Clamping	$V_{OVLO}$	18	20	22		
High Level Logic Input Voltage	$V_{IH}$	3.5		5.5		
Low Level Logic Input Voltage	$V_{IL}$	0		1.5		
Differential Input Common Mode Range	$V_{IDCM}$		$\pm 2.5$	$\pm 7$		
Positive-going input threshold voltage, differential input	$V_{IT+}$			0.2	V	$V_{ID} = V_{Pos-Line} - V_{Neg-Line}$
Negative-going input threshold voltage, differential input	$V_{IT-}$	-0.2				
Differential Output Magnitude	$V_{OD}$	2	3.7		V	$R_L = 100\ \Omega$
High level Output Voltage	$V_{GATE, HIGH}$		+20			
Low level Output Voltage	$V_{GATE, LOW}$		-5			
Working Isolation Voltage	$V_{IOWM}$		1500			$V_{RMS}$
Isolation Capacitance	$V_{ISO}$		4.9		pF	Per Channel
Common Mode Transient Immunity	CMTI	100			kV/ $\mu$ s	$V_{CM} = 1500\text{ V}$
Output Resistance <sup>1</sup>	$R_{G(IC)-ON}$		0.48	0.98	$\Omega$	Gate Driver Buffer Tested at 1 A
	$R_{G(IC)-OFF}$		0.47	0.81		
External Turn-On Resistance <sup>2</sup>	$R_{G(EXT)-ON}$		1			External SMD Resistor 2512 (6432 Metric)
External Turn-Off Resistance <sup>2</sup>	$R_{G(EXT)-OFF}$		1			
Output Rise Time	$t_{ON}$		223		ns	$R_{G(EXT)} = 1\ \Omega, C_{LOAD} = 47\text{ nF}$ From 10% to 90%
Output Fall Time	$t_{OFF}$		208			$R_{G(EXT)} = 1\ \Omega, C_{LOAD} = 0\text{ nF}$ From 50% to 50%
Propagation Delay (Turn-Off)	$t_{PHL}$		120			
Propagation Delay (Turn-On)	$t_{PHL}$		125			
Over-current Blanking Time	$t_{Blank}$		600			$R_{G(EXT)} = 1\ \Omega, C_{LOAD} = 47\text{ nF}$
Over-current Propagation Delay to FAULT Signal Low	$t_{PD-FAULT}$		1.3		$\mu$ s	Does Not Include Blanking
Soft-Shutdown Time	$t_{SS}$		1.3			$R_{G(EXT)} = 1\ \Omega, C_{LOAD} = 47\text{ nF}$
Soft-Shutdown Resistance <sup>3</sup>	$R_{SS}$		5		$\Omega$	Tested at 25 mA
Miller Clamp Resistance	$R_{MC}$		1.1	2.75		Tested at 100 mA
Miller Clamp Voltage Threshold	$V_{MC}$	1.75	2	2.25	V	Referenced to Source

1 Output resistance of gate driver IC.

2 Additional output resistance is added with SMD resistors. Separate resistors to turn-on and turn-off allowing

3 Soft-Shutdown network will safely turn off the gate in the event an over current is detected



## Input Connector Information

Pin Number	Parameter	Description
1	V <sub>DC</sub>	Power supply input pin (+12 V Nominal Input)
2	Common	Common
3	HS-P (*)	Positive line of 5 V differential high-side PWM signal pair. Terminated Into 120 Ω.
4	HS-N (*)	Negative line of 5 V differential high-side PWM signal pair. Terminated into 120 Ω.
5	LS-P (*)	Positive line of 5 V differential low-side PWM signal pair. Terminated into 120 Ω.
6	LS-N (*)	Negative line of 5 V differential low-side PWM signal pair. Terminated into 120 Ω.
7	FAULT-P (*)	Positive line of 5 V differential fault condition signal pair. Drive strength 20 mA. A low state on FAULT indicates when a desaturation fault has occurred. The presence of a fault precludes the gate drive output from going high.
8	FAULT-N (*)	Negative line of 5 V differential fault condition signal pair. Drive strength 20 mA.
9	NC	Unused, do not connect
10	NC	Unused, do not connect
11	PS-Dis	Pull down to disable power supply. Pull up or leave floating to enable. Gate and source are connected with 10 kΩ when disabled.
12	Common	Common
13	PWM-EN	Pull down to disable PWM input logic. Pull up or leave floating to enable. Gate driver output will be held low through turn-off gate resistor if power supplies are enabled.
14	Common	Common
15	Reset	When a fault exists, bring this pin high to clear the fault.
16	Common	Common

\* Inputs 3-8 are different differential pairs



## Signal Description

- **PWM Signals:** High-side and low-side PWM are RS-422 compatible differential inputs. The termination impedance of the differential receiver is 120  $\Omega$ . Overlap protection is provided to prevent both the high-side and low-side gates from turning on simultaneously. The overlap protection should not be used as a dead time generator.
- **FAULT Signal:** The fault signal is a RS-422 compatible differential output with a maximum drive strength of 20 mA. A high signal (positive line > negative line) means there are no fault conditions for either gate driver channel. This signal will be low if an over-current fault or UVLO fault condition is detected on either channel. A red LED will indicate a fault condition. The LED, DT1, indicates a high-side fault and DT2 indicates a low-side fault.
- **UVLO Fault:** The UVLO circuit detects when the output rails of the isolated DC/DC converter fall below safe operating conditions for the gate driver. A UVLO fault indicates that the potential between the split output rails has fallen below the UVLO active level. The gate for the channel where the fault occurred will be pulled low through  $R_c$  for the duration of the fault regardless of the PWM input signal. The fault will automatically clear once the potential has risen above the UVLO inactive level. There is hysteresis for this fault to ensure safe operating conditions. The UVLO faults for both channels are combined along with the over-current fault in the FAULT output signal. When there is no UVLO fault present, a green LED indicates a power good state. The LED, DT3, indicates a high-side power good status and DT4 indicates a low-side power good status.
- **Over-Current Fault:** An over-current fault is an indication of an over-current event in the SiC power module. The over-current protection circuit measures the drain-source voltage, and the fault will indicate if this voltage has risen above a level corresponding to the safe current limit. When a fault has occurred the corresponding gate driver channel will be disabled, and the gate will be pulled down through a soft-shutdown resistor,  $R_{SS}$ . The drain-source limit can be configured through on-board resistors. The over-current fault is latched upon detection and must be cleared by the user with a high pulse of at least 500 ns on the RESET signal.
- **PS-DIS:** The PS-DIS signal disables the output of the isolated DC/DC converters for the two channels. It is a single-ended input that must be pulled low to turn off the power supplies. With the power supplies disabled the gate will be held low with a 10 k $\Omega$  resistor. This signal can be used for startup sequencing.
- **PWM-EN:** This is a single-ended input that enables the PWM inputs for both channels. When this signal is pulled down the differential receivers for both channels are disabled and the gates will both be pulled low through  $R_{GEXT-OFF}$ . All protection circuitry and power supplies will continue to operate including FAULT.
- **Over-Voltage and Reverse Polarity Protection:** Power input on pin 1 of gate driver connector features a power management IC to protect the gate driver from damage by connecting a power source that exceeds the voltage rating of the gate driver or if the current limit is exceeded. There is also a diode and MOSFET in-line with the power input to protect against connecting a power source with positive and negative polarity reversed.




**Truth Table**

PWM	PWM-EN	PS-DIS	RESET	Overcurrent/ UVLO	FAULT	Output
H	H or Z	H or Z	L	No	H	H
L	H or Z	H or Z	L	No	H	L
X	L	H or Z	L	No	H	L
X	X	L	X	No	L	Z
X	H or Z	H or Z	L	Yes	L	L


**H = High | L = Low | X = Irrelevant | Z = High Impedance**

**Gate Driver Interface**





### Function Block Diagram






## Over-Current Trip Level

The over-current (OC) fault detection circuit measures the on-state  $V_{DS}$  voltage across each switch position and triggers a fault condition if the voltage rises above a set level. The internal comparator trip voltage in the ADuM4146C gate driver IC is 3.5 V. Considering the forward voltage of the high-voltage blocking diodes, the over-current trip level can be approximated with the following equation:

$$V_{OC-Trip} = (3.5V - 2V_F) * (R_{Bot}/(R_{Top} + R_{Bot}))$$


where the forward voltage of the high-voltage diodes,  $V_F$ , is approximately 0.5 V. As shipped, the over-current trip level is 16V.




To select an appropriate over-current trip level, refer to the  $I_D$  vs.  $V_{DS}$  output characteristic curves in the module datasheet.

**The OC connectors, JT3 and JT4, cannot be left floating as the over-current fault will trip immediately when the gate is commanded high.** If bench-top testing of the gate driver is required, it is acceptable to short the OC connections to the source of their respective channel to prevent the over-current fault from tripping.

### Timing Information



Gate Timing Diagram



Over-Current Protection Timing Diagram





## Input Connector Information

- 16 Positions Header, 0.100" (2.54 mm) Pitch, Through Hole, Gold (SBH11-PBPC-D08-ST-BK)

## Suggesting Mating Parts

- 16 Position Rectangular Header, IDC, Gold, 28 AWG (SFH210-PPPC-D08-ID-BK)
- 16 Position Header, 0.100" (2.54 mm) Pitch, Through Hole, Gold (SFH11-PBPC-D08-RA-BK)
- 16 Position Header, 0.100" (2.54 mm) Pitch, Through Hole, Right Angle, Gold (SFH11-PBPC-D08-RA-BK)

## Output Connector Information

- Keystone Electronics 3557

## Power Estimates

The gate driver power required is calculated using the formula below. The gate charge is dependent on the datasheets of the module being driven. Once the required gate driver power is calculated, the required input power can be calculated from the efficiency curves on the power supplies datasheet. This calculation is for one channel of the gate driver.

$$P_{SW} = Q_G * F_{SW} * \Delta V_{PS}$$

$P_{SW}$ : gate driver power (per channel)

$Q_G$ : total gate charge (MOSFET gate charge × number of MOSFETs per switch position)

$F_{SW}$ : switching frequency

$\Delta V_{PS}$ : difference in isolated power supply voltage rails ( $V_{PS,HIGH} - V_{PS,LOW}$ )

Example:

Calculate the maximum switching frequency for CAS300M17BM2.

$P_{SW}$             2 W (rated output power of isolated power supply on gate driver)

$Q_G$              1076 nC (provided in CAS300M17BM2 datasheet)

$V_{PS,HIGH}$        20 V (isolated power supply's positive output voltage)

$V_{PS,LOW}$        -5 V (isolated power supply's negative output voltage)



$\Delta V_{PS}$            25 V

$$2 W = 1076 nC * F_{SW} * 25 V$$

$F_{SW-Max} \approx 70$  kHz with margin



**Dimensions**



Dimensions ([in] mm)



## Supporting Links & Tools

### Evaluation Tools & Support

- [CAS300M17BM2](#)
- [KIT-CRD-CIL17N-BM: Dynamic Performance Evaluation Board for the BM2 and BM3 Module](#)
- [SpeedFit 2.0 Design Simulator™](#)
- [Technical Support Forum](#)

### Dual-Channel Gate Driver Board

- [CGD12HB00D: Differential Transceiver Daughter Board Companion Tool for Differential Gate Drivers](#)

### Application Notes

- [PRD-04814: Design Options for Wolfspeed® Silicon Carbide MOSFET Gate Bias Power Supplies](#)



## Notes & Disclaimer

---

- This Wolfspeed-designed gate driver hardware for Wolfspeed components is meant to be used as an evaluation tool in a lab setting and to be handled and operated by highly qualified technicians or engineers. The hardware is not designed to meet any particular safety standards and the tool is not a production qualified assembly.
- Each part that is used in this gate driver and is manufactured by an entity other than Wolfspeed or one of Wolfspeed's affiliates is provided "as is" without warranty of any kind, including but not limited to any warranty of non-infringement, merchantability, or fitness for a particular purpose, whether express or implied. There is no representation that the operation of each such part will be uninterrupted or error free.
- This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical equipment, aircraft navigation or communication or control systems, or air traffic control systems.
- The SiC MOSFET module switches at speeds beyond what is customarily associated with IGBT-based modules. Therefore, special precautions are required to realize optimal performance. The interconnection between the gate driver and module housing needs to be as short as possible. This will afford optimal switching time and avoid the potential for device oscillation. Also, great care is required to insure minimum inductance between the module and DC link capacitors to avoid excessive  $V_{DS}$  overshoot.

### Contact info:

4600 Silicon Drive  
Durham, NC 27703 USA  
Tel: +1.919.313.5300  
[www.wolfspeed.com/power](http://www.wolfspeed.com/power)