

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 2-V to 6-V V_{CC} Operation
- Inputs Accept Voltages to 6 V
- Max t_{pd} of 7.5 ns at 5 V
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DW OR NS PACKAGE (TOP VIEW) 20 V_{CC} 10E 1A1 2 19 1 20E 2Y4 Пз 18 1Y1 1A2 [17**∏** 2A4 2Y3 5 16**∏** 1Y2 1A3 6 15 2A3 2Y2 14**∏** 1Y3 8 1A4 13**∏** 2A2 2Y1 9 12**∏** 1Y4 GND 10 11 **□** 2A1

DESCRIPTION

This octal buffer and line driver is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74AC244-EP device is organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–55°C to 125°C	SOIC - DW	Tape and reel	SN74AC244MDWREP	SAC244MEP	
-55 C to 125°C	SOP - NS	Tape and reel	SN74AC244MNSREP	SAC244MEP	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (EACH BUFFER)


INPL	JTS	OUTPUT				
ŌĒ	Α	Y				
L	Н	Н				
L	L	L				
Н	Χ	Z				




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



LOGIC DIAGRAM (POSITIVE LOGIC)





Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
V_{I}	Input voltage range (2)		-0.5	$V_{CC} + 0.5$	٧
V_{O}	Output voltage range ⁽²⁾		-0.5	$V_{CC} + 0.5$	V
I _{IK}	Input clamp current	$V_I < 0 \text{ or } V_I > V_{CC}$		±20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	
Io	Continuous output current	$V_O = 0$ to V_{CC}		±50	mA
	Continuous current through V _{CC} or GND	·		±200	mA
0	Dackage thermal impedance (3)	DW package		58	°C/W
θ_{JA}	Package thermal impedance (3)	NS package		60	-0/00
T _{stg}	Storage temperature range ⁽⁴⁾		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽⁴⁾ Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.



SN74AC244-EP OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

Recommended Operating Conditions(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2	6	V
		V _{CC} = 3 V	2.1		
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15		V
		$V_{CC} = 5.5 \text{ V}$	3.85		
		V _{CC} = 3 V		0.9	
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V		1.35	V
		V _{CC} = 5.5 V		1.65	
V_{I}	Input voltage		0	V_{CC}	V
Vo	Output voltage		0	V_{CC}	V
		V _{CC} = 3 V		-12	
I _{OH}	High-level output current	V _{CC} = 4.5 V		-24	mA
		$V_{CC} = 5.5 \text{ V}$		-24	
		V _{CC} = 3 V		12	
I _{OL}	Low-level output current	V _{CC} = 4.5 V		24	mA
		V _{CC} = 5.5 V		24	
Δt/Δν	Input transition rise or fall rate			8	ns/V
T_A	Operating free-air temperature		-55	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	V	T,	_A = 25°C	NAINI N	4 A V	LINUT	
	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	MIN N	ЛАХ	UNIT	
			3 V	2.9		2.9			
l _o		$I_{OH} = -50 \mu A$	4.5 V	4.4		4.4			
V			5.5 V	5.4		5.4		V	
V_{OH}	$I_{OH} = -12 \text{ mA}$		3 V	2.56		2.4		V	
I _{OH} = -24 mA		J 24 mA	4.5 V	3.86		3.7			
		1 _{OH} = -24 IIIA	5.5 V	4.86		4.7			
			3 V		0.1		0.1		
		$I_{OL} = 50 \mu A$	4.5 V		0.1		0.1		
V			5.5 V		0.1		0.1	V	
V_{OL}		I _{OL} = 12 mA	3 V		0.36		0.5	V	
		1 24 mA	4.5 V		0.36		0.5		
		$I_{OL} = 24 \text{ mA}$	5.5 V		0.36		0.5		
	Data inputs	V _I = V _{CC} or GND	EEV		±0.1		±1	^	
Ц	Control inputs	V _I = V _{CC} or GND	5.5 V		±0.1		±1	μΑ	
l _{OZ}		$V_O = V_{CC}$ or GND, $V_{I(OE)} = V_{IL}$ or V_{IH}	5.5 V		±0.25		±5	μΑ	
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4		80	μΑ	
Ci		V _I = V _{CC} or GND	5 V		2.5			pF	



Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	T,	₄ = 25°C		MIN	MAX	UNIT
PANAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	ONII
t _{PLH}	Α	V	2	6.5	9	1	12.5	no
t _{PHL}		T	2	6.5	9	1	12	ns
t _{PZH}	ŌĒ	V	2	6	10.5	1	11.5	
t _{PZL}	OE	I	2.5	7.5	10	1	13	ns
t _{PHZ}	ŌĒ	V	3	7	10	1	12.5	
t _{PLZ}	OE .	r	2.5	7.5	10.5	1	13	ns

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5.5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C		MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
t _{PLH}	- А	V	1.5	5	7	1	9.5	200
t _{PHL}		Y	1.5	5	7	1	9	ns
t _{PZH}	<u> </u>	Υ	1.5	5	7	1	9	ns
t _{PZL}	- ŌĒ		1.5	5.5	8	1	10.5	
t _{PHZ}	- OE	V	2.5	6.5	9	1	10.5	ns
t _{PLZ}	- OE	ř	2	6.5	9	1	11	

Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	45	pF

OCTAL BUFFER/DRIVER

SN74AC244-EP



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74AC244MDWREP	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC244MEP	Samples
SN74AC244MNSREP	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC244MEP	Samples
V62/04622-01XE	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC244MEP	Samples
V62/04622-01YE	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC244MEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AC244-EP:

• Catalog: SN74AC244

• Military: SN54AC244

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 6-May-2017

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC244MDWREP	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AC244MNSREP	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

www.ti.com 6-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC244MDWREP	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AC244MNSREP	SO	NS	20	2000	367.0	367.0	45.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated