

## 

## 2.7A, 1MHz, Low-Voltage, Step-Down Regulator with Internal Synchronous Rectification in TQFN Package

### **General Description**


The MAX1843 constant-off-time, pulse-width modulated (PWM) step-down DC-DC converter is ideal for use in 5V and 3.3V to low-voltage conversion necessary in notebook and subnotebook computers. This device features an internal PMOS power switch and internal synchronous rectification for high efficiency and reduced component count. An external Schottky diode is not required. The internal  $90m\Omega$  power switch and  $70m\Omega$  nMOS synchronous-rectifier switch easily deliver continuous load currents up to 2.7A. The MAX1843 produces a preset +2.5V, +1.8V, or +1.5V output voltage or an adjustable output from +1.1V to VIN. It achieves efficiencies as high as 95%.

The MAX1843 uses a unique current-mode, constant-offtime, PWM control scheme, which includes Idle Mode™ to maintain high efficiency during light-load operation. The programmable constant-off-time architecture sets switching frequencies up to 1MHz, allowing the user to optimize performance trade-offs between efficiency, output switching noise, component size, and cost. The MAX1843 features an adjustable soft-start to limit surge currents during startup, a 100% duty-cycle mode for low dropout operation, and a low-power shutdown mode that disconnects the input from the output and reduces supply current below 1uA. The MAX1843 is available in a 28pin TQFN package with an exposed backside pad.

### **Applications**

5V or 3.3V to Low-Voltage Conversion CPU I/O Ring **Chipset Supplies** Notebook and Subnotebook Computers

## **Typical Configuration**



Idle Mode is a trademark of Maxim Integrated Products, Inc.

## Features


- ♦ ±1% Output Accuracy
- ♦ Up to 1MHz Switching Frequency
- ♦ 95% Efficiency
- ♦ Internal pMOS/nMOS Switches 90mΩ/70mΩ On-Resistance at  $V_{IN} = +4.5V$ 110m $\Omega$ /80m $\Omega$  On-Resistance at V<sub>IN</sub> = +3V
- **♦ Output Voltage** 
  - +2.5V, +1.8V, or +1.5V Pin Selectable +1.1V to VIN Adjustable
- ♦ +3V to +5.5V Input Voltage Range
- ♦ 350µA Operating Supply Current
- ♦ < 1µA Shutdown Supply Current
- **♦ Programmable Constant-Off-Time Operation**
- ♦ Idle Mode Operation at Light Loads
- ♦ Thermal Shutdown
- ♦ Adjustable Soft-Start Inrush Current Limiting
- **♦ 100% Duty Cycle During Low-Dropout Operation**
- ♦ Output Short-Circuit Protection
- ♦ 28-Pin TQFN Package

## **Ordering Information**

PART	TEMP	PIN-	PKG
	RANGE	PACKAGE	CODE
MAX1843ETI+	-40°C to +85°C	28 TQFN	T2855-6

<sup>+</sup>Denotes lead-free package.

## Pin Configuration



#### **ABSOLUTE MAXIMUM RATINGS**

ADOULO IL MAXIMOM IIA	111466
VCC, IN to GND	0.3V to +6V
IN to V <sub>C</sub> C	±0.3V
GND to PGND	±0.3V
All Other Pins to GND	$0.3V$ to $(V_{CC} + 0.3V)$
LX Current (Note 1)	±4.7A
REF Short Circuit to GND Duration	Continuous
ESD Protection	±2kV

Continuous Power Dissipation (TA = +70	)°C)
28-Pin TQFN (derate 20mW/°C above	
on 1in <sup>2</sup> of 1oz copper)	1.6W
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

**Note 1:** LX has internal clamp diodes to PGND and IN. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation limits.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = V_{CC} = +3.3V, FBSEL = GND, T_A = 0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS		
Input Voltage	V <sub>IN</sub> , V <sub>CC</sub>				3.0		5.5	V
			FBSEL = Vcc	$T_A = +25$ °C to $+85$ °C	2.500	2.525	2.550	
		V <sub>IN</sub> = +3V to	FBSEL = VCC	$T_A = 0$ °C to +85°C	2.487	2.525	2.563	
		+5.5V	FBSEL =	$T_A = +25$ °C to $+85$ °C	1.500	1.515	1.530	
Drocat Output Valtage	\/ <b>.</b> <del></del>		unconnected	$T_A = 0$ °C to +85°C	1.492	1.515	1.538	
Preset Output Voltage	Vout	I <sub>LOAD</sub> = 0 to 2.5A	EDOEL DEE	$T_A = +25$ °C to $+85$ °C	1.800	1.818	1.836	V
			FBSEL = REF	$T_A = 0$ °C to $+85$ °C	1.791	1.818	1.845	
		V <sub>FB</sub> = V <sub>OUT</sub>	FBSEL = GND	$T_A = +25$ °C to $+85$ °C	1.089	1.100	1.111	
			FBSEL = GIND	$T_A = 0$ °C to $+85$ °C	1.084	1.100	1.117	
Adjustable Output Voltage Range		VIN = VCC =	= +3V to +5.5V, F	BSEL = GND	V <sub>REF</sub>		V <sub>IN</sub>	V
AC-Load Regulation Error						2		%
DC-Load Regulation Error						0.4		%
Dropout Voltage	$V_{DO}$	VIN = VCC =	$= +3V$ , $I_{LOAD} = 1A$	4			250	mV
Reference Voltage	V <sub>REF</sub>	$T_A = +25^{\circ}C$	to +85°C		1.089	1.100	1.111	V
Tiererenee voltage	VHEF	$T_A = 0$ °C to +85°C			1.084	1.100	1.117	V
Reference Load Regulation	$\Delta V_{REF}$	I <sub>REF</sub> = -1μA to +10μA				0.5	2	mV
pMOS Switch On-Resistance	R <sub>ON.P</sub>	I <sub>L</sub> x = 0.5A	<u> </u>	$V_{IN} = +4.5V$		90	200	mΩ
Pivioo owiton on-nesistance				VIN = +3V		110	250	
nMOS Switch On-Resistance	R <sub>ON.N</sub>	I <sub>L</sub> X = 0.5A	<u> </u>	$V_{IN} = +4.5V$		70	150	mΩ
		V <sub>I</sub>		$V_{IN} = +3V$		80	200	
Current-Limit Threshold	ILIMIT				3.1	3.6	4.1	Α
RMS LX Output Current							3.1	Α

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{CC} = +3.3V, FBSEL = GND, T_A = 0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Idle-Mode Current Threshold			0.3	0.6	0.9	А
Switching Frequency	f	(Note 2)			1	MHz
No-Load Supply Current	I <sub>IN</sub> + I <sub>CC</sub>	V <sub>FB</sub> = 1.2V		350	600	μΑ
Shutdown Supply Current	I <sub>IN</sub> + I <sub>CC</sub>	SHDN = GND, includes pMOS leakage		<1	15	μΑ
Thermal Shutdown Threshold	TSHDN	Hysteresis = 15°C		160		°C
Undervoltage Lockout	V <sub>UVLO</sub>	V <sub>IN</sub> falling, hysteresis = 90mV	2.5	2.6	2.7	V
FB Input Bias Current		V <sub>FB</sub> = 1.2V	0	60	250	nA
		$R_{TOFF} = 110k\Omega$	0.9	1.00	1.1	
Off-Time	toff	$R_{TOFF} = 30.1 k\Omega$	0.24	0.30	0.37	μs
		$R_{TOFF} = 499k\Omega$	3.8	4.5	5.2	
Off-Time Startup Period		FB = GND		4 toff		μs
On-Time	ton	(Note 2)	0.4			μs
SS Source Current	ISS		4	5	6	μΑ
SS Sink Current	ISS	V <sub>SS</sub> = 1V	100			μΑ
SHDN Input Current	ISHDN	V <sub>SHDN</sub> = 0 to V <sub>CC</sub>	-1		1	μΑ
SHDN Logic Input Low Voltage	VIL				0.8	V
SHDN Logic Input High Voltage	VIH		2.0			V
FBSEL Input Current	I <sub>FB</sub>	V <sub>FBSEL</sub> = 0 to V <sub>CC</sub>	-4		4	μΑ
		FBSEL = GND			0.2	
		FBSEL = REF	0.9		1.3	
FBSEL Logic Thresholds		FBSEL = unconnected	0.7V <sub>CC</sub> - 0.2		0.7V <sub>CC</sub> + 0.2	V
		FBSEL = VCC	V <sub>C</sub> C - 0.2			
Maximum Output RMS Current					3.1	ARMS

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = V_{CC} = +3.3V, FBSEL = GND, T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at  $T_A = +25$ °C.) (Note 3)

PARAMETER	SYMBOL	cor	MIN	MAX	UNITS		
Input Voltage	V <sub>IN</sub> , V <sub>CC</sub>			3.0	5.5	V	
			FBSEL = V <sub>C</sub> C	2.475	2.576		
Droppet Output Valtage	\/	$V_{IN} = +3V \text{ to } +5.5V,$	FBSEL = unconnected	1.485	1.545	V	
Preset Output Voltage	Vout	ILOAD = 0 to 2.5A, VFB = VOUT	FBSEL = REF	1.782	1.854		
			FBSEL = GND	1.078	1.122		
Adjustable Output Voltage Range		$V_{IN} = V_{CC} = +3V$ to +5.5V, FBSEL = GND		V <sub>REF</sub>	VIN	\	
Reference Voltage	V <sub>REF</sub>			1.078	1.122	V	
pMOS Switch On Registance	Paus	L. v. = 0.5A	$V_{IN} = +4.5V$		200	mΩ	
pMOS Switch On-Resistance	$R_{ON,P}$	$I_{LX} = 0.5A$	V <sub>IN</sub> = +3V		250	11152	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{CC} = +3.3V, FBSEL = GND, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$  (Note 3)


PARAMETER	SYMBOL	(	MIN	MAX	UNITS	
nMOS Switch On-Resistance	Dovin	Lv. O.F.A	$V_{IN} = +4.5V$		150	mΩ
TIMOS SWICH OH-RESISTANCE	R <sub>ON,N</sub>	$I_{LX} = 0.5A$	$V_{IN} = +3V$		200	11152
Current-Limit Threshold	ILIMIT			2.9	4.3	А
Idle-Mode Current Threshold				0.2	1.0	А
No-Load Supply Current	I <sub>IN</sub> + I <sub>CC</sub>	V <sub>FB</sub> = 1.2V			600	μΑ
FB Input Bias Current	I <sub>FB</sub>	V <sub>FB</sub> = 1.2V		0	300	nA
Off-Time	toff	$R_{TOFF} = 110k\Omega$		0.85	1.15	μs


Note 2: Recommended operating frequency, not production tested.


Note 3: Specifications from 0°C to -40°C are guaranteed by design, not production tested.


### Typical Operating Characteristics

(Circuit of Figure 1,  $T_A = +25$ °C, unless otherwise noted.)













## Typical Operating Characteristics (continued)


(Circuit of Figure 1,  $T_A = +25$ °C, unless otherwise noted.)














 $I_{OUT} = 2.5A, \ V_{OUT} = +1.5V$  $R_{TOFF} = 100k\Omega, \ L = 2.2\mu H$ 

### **Pin Description**

DIN	NIA NAT	FUNCTION
PIN	NAME	FUNCTION
1, 5, 10, 11, 12, 22, 24, 26, 28	N.C.	Not Internally Connected
2, 4	IN	Supply Voltage Input—for the Internal pMOS Power Switch
3, 18, 19, 23, 25	LX	Connection for the Drains of the pMOS Power Switch and nMOS Synchronous-Rectifier Switch. Connect the inductor from this node to the output filter capacitor and load.
6	SS	Soft-Start. Connect a capacitor from SS to GND to limit inrush current during startup.
7	COMP	Integrator Compensation. Connect a capacitor from COMP to V <sub>CC</sub> for integrator compensation. See <i>Integrator Amplifier</i> section.
8	TOFF	Off-Time Select Input. Sets the pMOS power switch off-time during constant-off-time operation. Connect a resistor from TOFF to GND to adjust the PMOS switch off-time.
9	FB	Feedback Input—for Both Preset-Output and Adjustable-Output Operating Modes. Connect directly to output for fixed-voltage operation or to a resistive divider for adjustable operating modes.
13, back- side pad	GND	Analog Ground. Connect exposed backside pad to pin 13.
14	REF	Reference Output. Bypass REF to GND with a 1µF capacitor.
15	FBSEL	Feedback Select Input. Selects output voltage. See Table 2 for programming instructions.
16	Vcc	Analog Supply Voltage Input. Supplies internal analog circuitry. Bypass $V_{CC}$ with a $10\Omega$ and $2.2\mu F$ lowpass filter. See Figure 1.
17, 20, 21	PGND	Power Ground. Internally connected to the internal nMOS synchronous-rectifier switch.
27	SHDN	Shutdown Control Input. Drive SHDN low to disable the reference, control circuitry, and internal MOSFETs. Drive high or connect to VCC for normal operation.

## **Detailed Description**

The MAX1843 synchronous, current-mode, constant-off-time, PWM DC-DC converter steps down input voltages of +3V to +5.5V to a preset output voltage of +2.5V, +1.8V, or +1.5V, or to an adjustable output voltage from +1.1V to V<sub>IN</sub>. It delivers up to 2.7A of output current. Internal switches composed of a 0.09 $\Omega$  pMOS power switch and a 0.07 $\Omega$  nMOS synchronous-rectifier switch improve efficiency, reduce component count, and eliminate the need for an external Schottky diode.

The MAX1843 optimizes efficiency by operating in constant-off-time mode under heavy loads and in Maxim's proprietary idle mode under light loads. A single resistor-programmable constant-off-time control sets switching frequencies up to 1MHz, allowing the user to optimize performance trade-offs in efficiency, switching noise, component size, and cost. Under low-dropout conditions, the device operates in a 100% duty-cycle mode, where the pMOS switch remains continuously on. Idle mode enhances light-load efficiency by skipping cycles, thus reducing transition and gate-charge losses.

When power is drawn from a regulated supply, constantoff-time PWM architecture essentially provides constantfrequency operation. This architecture has the inherent advantage of quick response to line-and-load transients.

The MAX1843's current-mode, constant-off-time PWM architecture regulates the output voltage by changing the pMOS switch on-time relative to the constant off-time. Increasing the on-time increases the peak inductor current and the amount of energy transferred to the load per pulse.

#### **Modes of Operation**

The current through the pMOS switch determines the mode of operation: constant-off-time mode (for load currents greater than half the Idle Mode threshold, of idle mode), or idle mode (for load currents less than half the Idle-Mode threshold). Current sense is achieved through a proprietary architecture that eliminates current-sensing I<sup>2</sup>R losses.

NIXI/N \_\_\_\_\_\_




Figure 1. Typical Circuit




Figure 2. Functional Diagram

### Constant-Off-Time Mode

Constant-off-time operation occurs when the current through the pMOS switch is greater than the idle-mode threshold current (which corresponds to a load current of half the idle mode threshold). In this mode, the regulation comparator turns the pMOS switch on at the end of each off-time, keeping the device in continuous-conduction

mode. The pMOS switch remains on until the output is in regulation or the current limit is reached. When the pMOS switch turns off, it remains off for the programmed off-time (toff). To control the current under short-circuit conditions, the pMOS switch remains off for approximately 4 x toff when Vout < Vout(NOM) / 4.

#### Idle Mode

Under light loads, this device improves efficiency by switching to a pulse-skipping idle mode. Idle-mode operation occurs when the current through the pMOS switch is less than the idle-mode threshold current. Idle mode forces the pMOS to remain on until the current through the switch reaches the idle mode threshold, thus minimizing the unnecessary switching that degrades efficiency under light loads. In idle mode, the device operates in discontinuous conduction. Current-sense circuitry monitors the current through the nMOS synchronous switch, turning it off before the current reverses. This prevents current from being pulled from the output filter through the inductor and nMOS switch to ground. As the device switches between operating modes, no major shift in circuit behavior occurs.

#### 100% Duty-Cycle Operation

When the input voltage drops near the output voltage, the duty cycle increases until the pMOS MOSFET is on continuously. The dropout voltage in 100% duty cycle is the output current multiplied by the on-resistance of the internal pMOS switch and parasitic resistance in the inductor. The pMOS switch remains on continuously as long as the current limit is not reached.

#### Shutdown

Drive  $\overline{SHDN}$  to a logic-level low to place the MAX1843 in low-power shutdown mode and reduce supply current to less than 1µA. In shutdown, all circuitry and internal MOSFETs turn off, and the LX node becomes high impedance. Drive  $\overline{SHDN}$  to a logic-level high or connect to VCC for normal operation.

#### **Summing Comparator**

Three signals are added together at the input of the summing comparator (Figure 2): an output voltage error signal relative to the reference voltage, an integrated output voltage error correction signal, and the sensed PMOS switch current. The integrated error signal is provided by a transconductance amplifier with an external capacitor at COMP. This integrator provides high DC accuracy without the need for a high-gain amplifier. Connecting a capacitor at COMP modifies the overall loop response (see the *Integrator Amplifier* section).

#### **Synchronous Rectification**

In a step-down regulator without synchronous rectification, an external Schottky diode provides a path for current to flow when the inductor is discharging. Replacing the Schottky diode with a low-resistance NMOS synchronous switch reduces conduction losses and improves efficiency.

The nMOS synchronous-rectifier switch turns on following a short delay after the pMOS power switch turns off, thus preventing cross-conduction or "shoot through." In constant-off-time mode, the synchronous-rectifier switch turns off just prior to the pMOS power switch turning on. While both switches are off, inductor current flows through the internal body diode of the nMOS switch. The internal body diode's forward voltage is relatively high.

#### **Thermal Resistance**

Junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly dependent on the amount of copper area immediately surrounding the IC leads. The MAX1843 EV kit has  $1\text{in}^2$  of copper area and a thermal resistance of  $50^{\circ}\text{C/W}$  with no forced airflow. Airflow over the board significantly reduces the junction-to-ambient thermal resistance. For heatsinking purposes, it is essential to connect the exposed backside pad to a large analog ground plane.

#### **Power Dissipation**

Power dissipation in the MAX1843 is dominated by conduction losses in the two internal power switches. Power dissipation due to supply current in the control section and average current used to charge and discharge the gate capacitance of the internal switches (i.e., switching losses) is approximately:

$$PDS = C \times VIN^2 \times fPWM$$

where C = 2.5 nF and  $f_{PWM}$  is the switching frequency in PWM mode.

This number is reduced when the switching frequency decreases as the part enters idle mode. Combined conduction losses in the two power switches are approximated by:

$$PD = IOUT^2 \times RPMOS$$

where RPMOS is the on-resistance of the pMOS switch.

The junction-to-ambient thermal resistance required to dissipate this amount of power is calculated by:

$$\theta_{JA} = (T_{J,MAX} - T_{A,MAX}) / P_{D(TOT)}$$

where:  $\theta_{JA}$  = junction-to-ambient thermal resistance

 $T_{J(MAX)}$  = maximum junction temperature

 $T_{A(MAX)}$  = maximum ambient temperature

 $P_D(TOT) = total losses$ 

\_\_ /N/XI/M




Figure 3. Maximum Recommended Operating Frequency vs. Input Voltage

## Table 1. Recommended Component Values (IOUT = 2.7A)

V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	f <sub>PWM</sub> (kHz)	L (µH)	R <sub>TOFF</sub> (kΩ)
5	3.3	800	2.2	39
5	2.5	1180	2.2	47
5	1.8	850	2.2	75
5	1.5	715	2.2	100
3.3	2.5	570	1.5	39
3.3	1.8	985	1.5	43
3.3	1.5	940	1.5	56

### **Design Procedure**

For typical applications, use the recommended component values in Table 1. For other applications, take the following steps:

- 1) Select the desired PWM-mode switching frequency. See Figure 3 for maximum operating frequency.
- 2) Select the constant off-time as a function of input voltage, output voltage, and switching frequency.
- 3) Select RTOFF as a function of off-time.
- 4) Select the inductor as a function of output voltage, off-time, and peak-to-peak inductor current.




Figure 4. Adjustable Output Voltage

#### **Table 2. Output Voltage Programming**

PI	PIN					
FBSEL	FB	VOLTAGE (V)				
Vcc	Output voltage	2.5				
Unconnected	Output voltage	1.5				
REF	Output voltage	1.8				
GND	Resistive divider	Adjustable				

#### **Setting the Output Voltage**

The output of the MAX1843 is selectable between one of three preset output voltages: +2.5V, +1.8V, and +1.5V. For a preset output voltage, connect FB to the output voltage, and connect FBSEL as indicated in Table 2. For an adjustable output voltage, connect FBSEL to GND, and connect FB to a resistive divider between the output voltage and ground (Figure 4). Regulation is maintained for adjustable output voltages when VFB = VREF. Use a resistor in the  $10k\Omega$  to  $50k\Omega$  range for R1. R2 is given by the equation:

$$R2 = R1 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right)$$

where VREF is typically 1.1V.

## Programming the Switching Frequency and Off-Time

The MAX1843 features a programmable PWM mode switching frequency, which is set by the input and output voltage and the value of RTOFF, connected from TOFF to GND. RTOFF sets the pMOS power switch off-time in PWM mode. Use the following equation to select the off-time according to the desired switching frequency in PWM mode:

$$t_{OFF} = \frac{\left(V_{IN} - V_{OUT} - V_{PMOS}\right)}{f_{PWM}\left(V_{IN} - V_{PMOS} + V_{NMOS}\right)}$$

where: toff = the programmed off-time

V<sub>IN</sub> = the input voltage V<sub>OUT</sub> = the output voltage

VPMOS = the voltage drop across the internal

pMOS power switch

VNMOS = the voltage drop across the internal nMOS synchronous-rectifier switch

fpwm = switching frequency in PWM mode

Select RTOFF according to the formula:

RTOFF =  $(tOFF - 0.07\mu s) (110k\Omega / 1.00\mu s)$ 

Recommended values for RTOFF range from 36k $\Omega$  to 430k $\Omega$  for off-times of 0.4 $\mu$ s to 4 $\mu$ s.

#### **Inductor Selection**

The key inductor parameters must be specified: inductor value (L) and peak current (IPEAK). The following equation includes a constant, denoted as LIR, which is the ratio of peak-to-peak inductor AC current (ripple current) to maximum DC load current. A higher value of LIR allows smaller inductance but results in higher losses and ripple. A good compromise between size and losses is found at approximately a 25% ripple-current to load-current ratio (LIR = 0.25), which corresponds to a peak inductor current 1.125 times the DC load current:

$$L = \frac{V_{OUT} \times t_{OFF}}{I_{OUT} \times LIR}$$

where: IOUT = maximum DC load current

LIR = ratio of peak-to-peak AC inductor current to DC load current, typically 0.25 The peak inductor current at full load is 1.125 x I<sub>OUT</sub> if the above equation is used; otherwise, the peak current is calculated by:

$$I_{PEAK} = I_{OUT} + \frac{V_{OUT} \times t_{OFF}}{2 \times I}$$

Choose an inductor with a saturation current at least as high as the peak inductor current. The inductor you select should exhibit low losses at your chosen operating frequency.

#### **Capacitor Selection**

The input filter capacitor reduces peak currents and noise at the voltage source. Use a low-ESR and low-ESL capacitor located no further than 5mm from IN. Select the input capacitor according to the RMS input ripple-current requirements and voltage rating:

$$I_{RIPPLE} = I_{LOAD} \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$

where IRIPPLE = input RMS current ripple.

The output filter capacitor affects the output voltage ripple, output load-transient response, and feedback-loop stability. For stable operation, the MAX1843 requires a minimum output ripple voltage of VRIPPLE ≥ 1% x VOUT.

The minimum ESR of the output capacitor should be:

$$ESR > 1\% \times \frac{L}{t_{OFF}}$$

Stable operation requires the correct output filter capacitor. When choosing the output capacitor, ensure that:

$$C_{OUT} \ge \frac{t_{OFF}}{V_{OUT}} 79\mu FV/\mu s$$

#### **Integrator Amplifier**

An internal transconductance amplifier fine tunes the output DC accuracy. A capacitor, C<sub>COMP</sub>, from COMP to V<sub>CC</sub> compensates the transconductance amplifier. For stability, choose  $C_{COMP} = 470pF$ .

A large capacitor value maintains a constant average output voltage but slows the loop response to changes in output voltage. A small capacitor value speeds up the loop response to changes in output voltage but decreases stability. Choose the capacitor values that result in optimal performance.

#### Soft-Start

Soft-start allows a gradual increase of the internal current limit to reduce input surge currents at startup and at exit from shutdown. A timing capacitor, Css, placed from SS to GND sets the rate at which the internal current limit is changed. Upon power-up, when the device comes out of undervoltage lockout (2.6V typ) or after the \$\overline{SHDN}\$ pin is pulled high, a 4µA constant-current source charges the soft-start capacitor and the voltage on SS increases. When the voltage on SS is less than approximately 0.7V, the current limit is set to zero. As the voltage increases from 0.7V to approximately 1.8V, the current limit is adjusted from 0 to the current-limit threshold (see the *Electrical Characteristics*). The voltage across the soft-start capacitor changes with time according to the equation:

$$V_{SS} = \frac{4\mu A \times t}{C_{SS}}$$

The soft-start current limit varies with the voltage on the soft-start pin, SS, according to the equation:

$$SSI_{LIMIT} = \frac{V_{SS} - 0.7V}{1.1V} \times I_{LIMIT}$$

where I<sub>LIMIT</sub> is the current threshold from the *Electrical Characteristics*.

The constant-current source stops charging once the voltage across the soft-start capacitor reaches 1.8V (Figure 5).

#### **Frequency Variation with Output Current**

The operating frequency of the MAX1843 is determined primarily by toff (set by RTOFF), VIN, and VOUT as shown in the following formula:

However, as the output current increases, the voltage drop across the nMOS and pMOS switches increases and the voltage across the inductor decreases. This causes the frequency to drop. The change in frequency can be approximated with the following formula:

$$\Delta$$
fpwm = -lout x Rpmos / (Vin x toff)

where RPMOS is the resistance of the internal MOSFETs (90m $\Omega$  typ).




Figure 5. Soft-Start Current-Limit Over Time

#### **Circuit Layout and Grounding**

Good layout is necessary to achieve the MAX1843's intended output power level, high efficiency, and low noise. Good layout includes the use of ground planes, careful component placement, and correct routing of traces using appropriate trace widths. The following points are in order of decreasing importance:


- 1) Minimize switched-current and high-current ground loops. Connect the input capacitor's ground, the output capacitor's ground, and PGND. Connect the resulting island to GND at only one point.
- Connect the input filter capacitor less than 5mm away from IN. The connecting copper trace carries large currents and must be at least 1mm wide, preferably 2.5mm.
- Place the LX node components as close together and as near to the device as possible. This reduces resistive and switching losses as well as noise.
- 4) Ground planes are essential for optimum performance. In most applications, the circuit is located on a multilayer board and full use of the four or more layers is recommended. For heat dissipation, connect the exposed backside pad to a large analog ground plane, preferably on a surface of the board that receives good airflow. If the ground plane is located on the IC surface, make use of the N.C. pins adjacent to GND to lower thermal resistance to the ground plane. If the ground is located elsewhere, use several vias to lower thermal resistance. Typical applications use multiple ground planes to minimize thermal resistance. Avoid large AC currents through the analog ground plane.

## **Chip Information**

**TRANSISTOR COUNT: 3662** 

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

	COMMON DIMENSIONS														
PKG.	1	6L 5x	:5	2	0L 5>	(5	2	8L 5	τ5	3	2L 5>	<b>(</b> 5	4	IOL 5×	τ5
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A3	0.	20 RE	F.	0.	20 RE	F.	0.	20 RE	F.	0.	20 RE	F.	0.	20 RE	F.
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
е	0	.80 B	SC.	0	.65 BS	SC.	0	.50 B	SC.	0	.50 BS	SC.	0	.40 BS	SC.
k	0.25	-	-	0.25	1	-	0.25	-	-	0.25	1	-	0.25	0.35	0.45
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.40	0.50	0.60
L1	-	-	-	-	-	-	-	-	-	-	-	-	0.30	0.40	0.50
N		16			20			28			32			40	
ND		4			5			7			8			10	
NE		4			5			7			8			10	
JEDEC	,	WHHE	3	١ ١	WHH	2	١	VHHD	)-1	l v	VHHD	-2			

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

A THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.

 $\stackrel{\frown}{\triangle}$  DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.

- M ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- ▲ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3 AND T2855-6.
- WARPAGE SHALL NOT EXCEED 0.10 mm.
- 11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- ⚠ LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.

-DRAWING NOT TO SCALE-

EXPOSED PAD VARIATIONS								
PKG.	D2			E2			Exceptions .	DOWN
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	±0.15	ALLOWED
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
T1655-3	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40	YES
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	**	YES
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	**	YES
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	**	NO
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	**	NO
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	**	YES
T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40	YES
T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	**	NO
T3255-3	3.00	3.10	3.20	<b>3</b> .00	3.10	3.20	**	YES
T3255-4	3.00	3.10	3.20	<b>3</b> .00	3.10	3.20	**	NO
T3255-5	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
T4055-1	3.20	3.30	3.40	3.20	3.30	3.40	**	YES

\*\*SEE COMMON DIMENSIONS TABLE



PACKAGE OUTLINE.

16, 20, 28, 32, 40L THIN QFN, 5x5x0.8mr

AL | DOCUMENT CONTROL NO. | FR

21-0140

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.