STL50N6F7



N-channel 60 V, 9 mΩ typ., 60 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL50N6F7	60 V	11 mΩ	60 A

- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packaging
STL50N6F7	50N6F7	PowerFLAT TM 5x6	Tape and reel

Contents STL50N6F7

Contents

1	Electric	eal ratings	3
2		al characteristics	
		Electrical characteristics (curves)	
3	Test cir	cuits	7
4	Packag	e mechanical data	8
	4.1	PowerFLAT 5x6 type R package information	9
	4.2	Packing information	11
5	Revisio	n history	13

STL50N6F7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	60	V	
V_{GS}	Gate-source voltage	± 20	V	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	60	Α	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	43	Α	
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	240	Α	
I _D (3)	Drain current (continuous) at T _{pcb} = 25 °C	15	Α	
I _D (3)	Drain current (continuous) at T _{pcb} = 100 °C	11	Α	
I _{DM} (2)(3)	Drain current (pulsed)	60	Α	
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	71	W	
P _{TOT} ⁽³⁾	Total dissipation at T _{pcb} = 25 °C	4.8	W	
Tj	Operating junction temperature	EE to 17E	°C	
T _{stg}	Storage temperature	-55 to 175 °C		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb max.	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case max.	2.1	°C/W

Notes:

 $^{^{(1)}\}text{This}$ value is rated according to $R_{thj\text{-}c}$

⁽²⁾Pulse width limited by safe operating area

 $^{^{(3)}\}text{This}$ value is rated according to $R_{\text{thj-pcb}}$

 $^{^{(1)}\!}When$ mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 sec

Electrical characteristics STL50N6F7

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On/Off states

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	60			V
I _{DSS}					1	μΑ
I _{GSS}	Gate-body leakage current	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 7.5 A		9	11	mΩ

Table 5: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1035	-	pF
Coss	Output capacitance	$V_{DS} = 30 \text{ V}, f = 1 \text{ MHz},$	-	450	-	pF
C _{rss}	Reverse transfer capacitance	V _G S = 0 V		53	-	рF
Qg	Total gate charge	$V_{DD} = 30 \text{ V}, I_{D} = 15 \text{ A},$	-	17	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V (see <i>Figure 14: "Test</i>	-	5.7	-	nC
Q _{gd}	Gate-drain charge	circuit for gate charge behavior")	-	5.7	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_D = 7.5 \text{ A},$	-	14.5	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see	-	15.3	-	ns
t _{d(off)}	Turn-off delay time	Figure 13: "Test circuit for	-	19.4	-	ns
tf	Fall time	resistive load switching times")	1	8	-	ns

Table 7: Source-drain diode

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 15 A, V _{GS} = 0 V	-		1.2	>
t _{rr}	Reverse recovery time	I _D = 15 A, di/dt = 100 A/μs	-	26.8		ns
Qrr	Reverse recovery charge	V _{DD} = 48 V (see Figure 15: "Test circuit for inductive load	-	14.2		nC
I _{RRM}	Reverse recovery current	switching and diode recovery times"	-	1.06		Α

Notes:



 $^{^{(1)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

Electrical characteristics (curves) 2.1


Figure 2: Safe operating area GIPD121120151645SOA Operation in this area is limited by R_{DS(on)} 10 t_p= 10µs t_p= 100µs 10¹ T _j≤ 175 °C T _c= 25 °C t_p= 1ms single pulse t_p= 10ms 10⁰ $\overrightarrow{V}_{DS}(V)$


10¹


10°


Figure 3: Thermal impedance δ=0.5 0.2 0.1 10-0.05 0.02 0.01 Single pulse 10⁻² t_p (s) 10⁻⁴ 10⁻³ 10⁻² 10⁻¹


Figure 4: Output characteristics GIPD111120151407OCH V_{GS} = 10V 140 9V 120 8V 100 80 7V 60 40 6V 20 $\overline{\mathsf{V}}_{\mathsf{DS}}\left(\mathsf{V}\right)$

















STL50N6F7 Test circuits

3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.


Vost 1 kΩ 100 nF D.U.T.

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT 5x6 type R package information

Figure 19: PowerFLAT™ 5x6 type R package outline




Table 8: PowerFLAT™ 5x6 type R mechanical data

	Table 8: PowerFLAT™ 5	x6 type R mechanicai da	ta
Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.0	5.20
D5	0.25	0.4	0.55
D6	0.15	0.3	0.45
е		1.27	
Е	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.2	0.325	0.450
E7	0.75	0.90	1.25
K	1.275		1.575
L	0.60		0.80
L1	0.05	0.15	0.25
θ	0°		12°




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

4.2 Packing information

(I) Measured from centerline of sprocket hole to centerline to

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)

Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel



STL50N6F7 Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
22-Jul-2015	1	First release.
12-Nov-2015	2	Document status promoted from preliminary to production data. Updated title and features in cover page. Updated Table 2: "Absolute maximum ratings" and Section 3: "Electrical characteristics". Added Section 3.1: "Electrical characteristics (curves)" Updated Section 5.1: "PowerFLAT 5x6 type R package information". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

