11 GND

10 Σ

9 Σ

8 C_{n+1}

54/7480 010001

GATED FULL ADDER


DESCRIPTION — The '80 is a single-bit, high speed, binary full adder with gated complementary inputs, complementary sum $(\Sigma$ and $\overline{\Sigma})$ outputs and inverted carry output. It is designed for medium and high speed, multiple-bit, parallel-add/serial carry applications. The circuit utilizes DTL for the gated inputs and high speed, high fan-out TTL for the sum and carry outputs. The circuit is entirely compatible with both DTL and TTL logic families. The implementation of a single-inversion, high speed, Darlingtion-connected serial-carry circuit minimizes the necessity for extensive "lookahead" and carry-cascading circuits.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE
Plastic DIP (P)	Α	7480PC		9A
Ceramic DIP (D)	Α	7480DC	5480DM	6A
Flatpak (F)	В	7480FC	5480FM	31

B° 1 14 Vcc Bc 2 13 B2 Cn 3 12 B1 Cn+1 4 11 Ac Σ 5 10 A* Σ 6 9 A2 GND 7 8 A1 PINOUT B Ac 1 14 A* c B1 2 13 A2 B2 12 A1

CONNECTION DIAGRAMS
PINOUT A



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	
A ₁ , A ₂ , B ₁ , B ₂	Operand Inputs	0.4/1.0	
A*, B*	Inverted Operand Inputs	-/1.63	
Ac, Bc	Control Inputs	0.4/1.0	
<u>C</u> n	Carry Input	5.0/5.0	
<u>C</u> n Cn_+ 1	Inverted Carry Output	5.0/5.0	
$\Sigma, \overline{\Sigma}$	Sum Outputs	10/10	
A*, B*	When Used As Outputs	3.0/3.0	

	TRUTH TABLE						
	INPL	JTS	OUTPUTS				
Cn	В	Α	Cn + 1	Σ	Σ		
L	L	L	Н	Н	٦		
L	L	Н	Н	L	н		
L	Н	L	Н	L	н		
L	Н	Н	L	Н	L		
Н	L	L	н	L	н		
Н	L	Н	L	Н	L		
Н	Н	L	L	н	L		
Н	Н	Н	L	L	н		

NOTES:

- (1) $A = \overline{A^* \bullet A_C}$, $B = \overline{B^* \bullet B_C}$ where $\overline{A_1 \bullet A_2}$. $B^* = \overline{B_1 \bullet B_2}$
- (2) When A* or B* are used as inputs, A₁ and A₂ or B₁ and B₂ respectively must be connected to Gnd.
- (3) When A₁ and A₂ or B₁ and B₂ are used as inputs, A* or B* respectively must be open or used to perform Dot-OR logic.





DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unlsess otherwise specified)

SYMBOL	PARAMETER		54/74		UNITS	CONDITIONS
			Min	Max		CONDITIONS
los	Output Short Circuit Current at \overline{C}_{n+1}	XM XC	-20 -18	-70 -70	mA	V _{CC} = Max
los	Output Short Circuit Current at A*, B*	XM XC	-0.9 -0.9	-2.9 -2.9	mA	V _{CC} = Max
lcc	Power Supply Current	XM XC		31 35	mA	V _{CC} = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

SYMBOL		54/74 C _L = 15 pF		UNITS	CONDITIONS
	PARAMETER				
		Min	Max	1	
tPLH tPHL	Propagation Delay C _n to C _{n+1}		17 12	ns	Figs. 3-1, 3-4 R _L = 780 Ω
tpLH tpHL	Propagation Delay B _C to \overline{C}_{n+1}		25 55	ns	Figs. 3-1, 3-5 R _L = 780 Ω
tPLH tPHL	Propagation Delay Ac to Σ		70 80	ns	Figs. 3-1, 3-4 R _L = 400 Ω
tpLH tpHL	Propagation Delay B_C to $\overline{\Sigma}$		55 75	ns	Figs. 3-1, 3-5 R _L = 400 Ω
tpLH tpHL	Propagation Delay A ₁ to A* or B ₁ to B*		65 25	ns	Figs. 3-1, 3-4 R _L not used