


DS1267B Dual Digital Potentiometer

FEATURES

- Two digitally controlled, 256-position potentiometers
- Serial port provides means for setting and reading both potentiometers
- Resistors can be connected in series to provide increased total resistance
- 16-pin SO and 20-pin TSSOP packages
- Resistive elements are temperature compensated to ±0.3 LSB relative linearity
- Standard resistance values:
 - $-\quad DS1267B\text{-}10\sim 10k\Omega$
 - DS1267B-50 ~ 50 k Ω
 - DS1267B-100 ~ 100kΩ
- Operating Temperature Range:
 - Industrial: -40°C to +85°C

PIN ASSIGNMENT



16-Pin SO (300-mil) See Mech. Drawings Section

PIN DESCRIPTIONS

L0, L1 - Low End of Resistor
 H0, H1 - High End of Resistor
 W0, W1 - Wiper Terminal of Resistor
 V_B - Substrate Bias Voltage

 S_{OUT} - Stacked Configuration Output

RST - Serial Port Reset Input
DQ - Serial Port Data Input
CLK - Serial Port Clock Input
COUT - Cascade Port Output

V_{CC} - +5V Supply GND - Ground

NC - No Internal Connection

| | $\overline{}$ | | |
|-----|---------------|--------|------------------|
| VB | <u></u> 1 | 20 | V_{CC} |
| NC | <u></u> 2 | 19 🔲 I | NC |
| H1 | Дз | 18 🔲 I | NC |
| L1 | 4 | 17 | S _{OUT} |
| W1 | <u></u> 5 | 16 🔲 ነ | W 0 |
| RST | <u></u> 6 | 15 🔲 I | H0 |
| CLK | 7 | 14 | L0 |
| NC | 8 | 13 🔲 | C _{OUT} |
| NC | 9 | 12 🔲 | NC |
| GND | 10 | 11 🗀 1 | DQ |

20-Pin TSSOP (173-mil)

| PART NO. | PIN- PACKAGE | END-TO-END RESISTANCE (kΩ) |
|---------------|-----------------|-------------------------------|
| DS1267BE-010+ | 20 TSSOP | 10 |
| DS1267BE-050+ | 20 TSSOP | 50 |
| DS1267BE-100+ | 20 TSSOP | 100 |
| DS1267BS-010+ | 16 SO | 10 |
| DS1267BS-050+ | 16 SO | 50 |
| DS1267BS-100+ | 16 SO | 100 |

19-6589; Rev 1; 1/14 Maxim Integrated 1

DESCRIPTION

The DS1267B Dual Digital Potentiometer Chip consists of two digitally controlled, solid-state potentiometers. Each potentiometer is composed of 256 resistive sections. Between each resistive section and both ends of the potentiometer are tap points which are accessible to the wiper. The position of the wiper on the resistive array is set by an 8-bit value that controls which tap point is connected to the wiper output. Communication and control of the device are accomplished via a 3-wire serial port interface. This interface allows the device wiper position to be read or written.

Both potentiometers can be connected in series (or stacked) for an increased total resistance with the same resolution. For multiple-device, single-processor environments, the DS1267B can be cascaded or daisy-chained. This feature provides for control of multiple devices over a single 3-wire bus.

The DS1267B is offered in three standard resistance values which include $10k\Omega$, $50k\Omega$, and $100k\Omega$ versions. Available packages for the device include a 16-pin SO and 20-pin TSSOP.

OPERATION

The DS1267B contains two 256-position potentiometers whose wiper positions are set by an 8-bit value. These two 8-bit values are written to a 17-bit I/O shift register that is used to store the two wiper positions and the stack select bit when the device is powered. A block diagram of the DS1267B is presented in Figure 1.


Communication and control of the DS1267B are accomplished through a 3-wire serial port interface that drives an internal control logic unit. The 3-wire serial interface consists of the three input signals: $\overline{\text{RST}}$, CLK, and DQ.

The RST control signal is used to enable the 3-wire serial port operation of the device. The chip is selected when RST is high; RST must be high to begin any communication to the DS1267B. The CLK signal input is used to provide timing synchronization for data input and output. The DQ signal line is used to transmit potentiometer wiper settings and the stack select bit configuration to the 17-bit I/O shift register of the DS1267B.


Figure 9(a) presents the 3-wire serial port protocol. As shown, the 3-wire port is inactive when the RST signal input is low. Communication with the DS1267B requires the transition of the RST input from a low state to a high state. Once the 3-wire port has been activated, data is entered into the part on the low to high transition of the CLK signal inputs. Three-wire serial timing requirements are provided in the timing diagrams of Figure 9(b)-(c).

Data written to the DS1267B over the 3-wire serial interface is stored in the 17-bit I/O shift register (see Figure 2). The 17-bit I/O shift register contains both 8-bit potentiometer wiper position values and the stack select bit. The composition of the I/O shift register is presented in Figure 2. Bit 0 of the I/O shift register contains the stack select bit, which will be discussed in the section entitled *Stacked Configuration*. Bits 1 through 8 of the I/O shift register contain the potentiometer-1 wiper position value. Bit 1 contains the MSB of the wiper setting for potentiometer-1 and bit 8 the LSB for the wiper setting. Bits 9 through 16 of the I/O shift register contain the value of the potentiometer-0 wiper position, with the MSB for the wiper position occupying bit 9 and the LSB bit 16.

DS1267B BLOCK DIAGRAM Figure 1



I/O SHIFT REGISTER Figure 2



17-BIT VO SHIFT REGISTER

Transmission of data always begins with the stack select bit followed by the potentiometer-1 wiper position value and lastly the potentiometer-0 wiper position value.

When wiper position data is to be written to the DS1267B, 17 bits (or some integer multiple) of data should always be transmitted. Transactions which do not send a complete 17 bits (or multiple) will leave the register incomplete and possibly an error in the desired wiper positions.


After a communication transaction has been completed, the $\overline{\text{RST}}$ signal input should be taken to a low state to prevent any inadvertent changes to the device shift register. Once $\overline{\text{RST}}$ has reached a low state, the contents of the I/O shift register are loaded into the respective multiplexers for setting wiper position. A new wiper position will only engage after a $\overline{\text{RST}}$ transition to the inactive state. On device power-up the DS1267B wiper positions will be set at 50% of the total resistance or binary value 1000 0000.

STACKED CONFIGURATION

The potentiometers of the DS1267B can be connected in series as shown in Figure 3. This is referred to as the stacked configuration. The stacked configuration allows the user to double the total end-to-end resistance of the part and the number of steps to 512 (or 9 bits of resolution).

The wiper output for the combined stacked potentiometer will be taken at the S_{OUT} pin, which is the multiplexed output of the wiper of potentiometer-0 (W0) or potentiometer-1 (W1). The potentiometer wiper selected at the S_{OUT} output is governed by the setting of the stack select bit (bit 0) of the 17-bit I/O shift register. If the stack select bit has value 0, the multiplexed output, S_{OUT} , will be that of the potentiometer-0 wiper. If the stack select bit has value 1, the multiplexed output, S_{OUT} , will be that of the potentiometer-1 wiper.


STACKED CONFIGURATION Figure 3



CASCADE OPERATION

A feature of the DS1267B is the ability to control multiple devices from a single processor. Multiple DS1267Bs can be linked or daisy-chained as shown in Figure 4. As a data bit is entered into the I/O shift register of the DS1267B a bit will appear at the C_{OUT} output within a maximum delay of 50 nanoseconds. The stack select bit of the DS1267B will always be the first out the part at the beginning of a transaction. Additionally the C_{OUT} pin is always active regardless of the state of \overline{RST} . This allows one to read the I/O shift register without changing its value.

CASCADING MULTIPLE DEVICES Figure 4



Maxim Integrated4

The C_{OUT} output of the DS1267B can be used to drive the DQ input of another DS1267B. When connecting multiple devices, the total number of bits transmitted is always 17 times the number of DS1267Bs in the daisy chain.

An optional feedback resistor can be placed between the C_{OUT} terminal of the last device and the first DS1267B DQ input, thus allowing the controlling processor to read as well as write data or circularly clock data through the daisy chain. The value of the feedback or isolation resistor should be in the range from 2Ω to $10k\Omega$.

When reading data via the C_{OUT} pin and isolation resistor, the DQ line is left floating by the reading device. When \overline{RST} is driven high, bit 17 is present on the C_{OUT} pin, which is fed back to the input DQ pin through the isolation resistor. When the CLK input transitions low to high, bit 17 is loaded into the first position of the I/O shift register and bit 16 becomes present on C_{OUT} and DQ of the next device. After 17 bits (or 17 times the number of DS1267Bs in the daisy chain), the data has shifted completely around and back to its original position. When \overline{RST} transitions to the low state to end data transfer, the value (the same as before the read occurred) is loaded into the wiper-0, wiper-1, and stack select bit I/O register.

ABSOLUTE AND RELATIVE LINEARITY

Absolute linearity, also known as integral nonlinearity, is defined as the difference between the actual measured output voltage and the expected output voltage. Figure 5 presents the test circuit used to measure absolute linearity. Absolute linearity is given in terms of a minimum increment or expected output when the wiper is moved one position. In the case of the test circuit, a minimum increment (MI) or one LSB would equal 10/512 volts. The equation for absolute linearity is given as follows:

(1) ABSOLUTE LINEARITY (INL) AL={V_O (actual) - V_O (expected)}/MI


Relative Linearity, also known as differential nonlinearity, is a measure of error between two adjacent wiper position points and is given in terms of MI by equation (2).

(2) RELATIVE LINEARITY (DNL) $RL=\{V_{O}(n+1) - V_{O}(n)\}/MI$

Figure 6 is a plot of absolute linearity and relative linearity versus wiper position for the DS1267B at 25°C. The specification for absolute linearity of the DS1267B is ±0.75 MI typical. The specification for relative linearity of the DS1267B is ±0.3 MI typical.

Maxim Integrated5


LINEARITY MEASUREMENT CONFIGURATION Figure 5



NOTE:

In this setup, a $\pm 2\%$ delta in total resistance R0 to R1 would cause a ± 2.5 MI error.

DS1267B ABSOLUTE AND RELATIVE LINEARITY Figure 6



TYPICAL APPLICATION CONFIGURATIONS


Figures 7 and 8 show two typical application configurations for the DS1267B. By connecting the wiper terminal of the part to a high-impedance load, the effects of the wiper resistance is minimized, since the wiper resistance can vary from 900Ω to 2000Ω depending on wiper voltage. Figure 7 presents the device connected in an inverting variable gain amplifier. The gain of the circuit on Figure 7 is given by the following equation:

$$A_V = -n/(255-n)$$
; where $n = 0$ to 255


Maxim Integrated6

Figure 8 shows the device operating in a fixed gain attenuator where the potentiometer is used to attenuate an incoming signal. Note the resistance R1 is chosen to be much greater than the wiper resistance to minimize its effect on circuit gain.

INVERTING VARIABLE GAIN AMPLIFIER Figure 7



FIX GAIN ATTENUATOR Figure 8



ABSOLUTE MAXIMUM RATINGS*

| Voltage on Any Pin Relative to Ground ($V_B = GND$) | 0.5V to +7.0V |
|---|------------------------|
| Voltage on Resistor Pins when $V_B = -5.5V$ | 5.5V to $(Vcc + 0.5V)$ |
| Voltage on V _B | -5.5V to GND |
| Operating Temperature | |
| Storage Temperature | |
| Soldering Temperature | |

^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}; \text{V}_{\text{CC}} = 5.0\text{V} \pm 10\%)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|-----------------|-----------------|-----------------------|-----|---------------------------|-------|-------|
| Supply Voltage | V_{CC} | 4.5 | | 5.5 | V | 1 |
| Input Logic 1 | V _{IH} | 0.7 x V _{CC} | | $V_{CC} + 0.5$ | V | 1 |
| Input Logic 0 | V _{IL} | -0.5 | | +0.3 x V _{CC} | V | 1 |
| Substrate Bias | V_{B} | -5.5 | | GND | V | 1 |
| Resistor Inputs | L,H,W | V _B - 0.5 | | $V_{CC} + 0.5$ | V | 2 |

DC ELECTRICAL CHARACTERISTICS

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{CC} = 5.0\text{V} \pm 10\%)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|------------------------|------------------|-----|-----|------|-------|-------|
| Supply Current | I_{CC} | | 2.1 | 5 | mA | 7 |
| Input Leakage | I_{LI} | -1 | | +1 | μΑ | 9 |
| Wiper Resistance | R_{W} | | 900 | 2000 | Ω | |
| Wiper Current | I_{W} | | | 1 | mA | |
| Logic 1 Output at 2.4V | I_{OH} | -1 | | | mA | 5 |
| Logic 0 Output at 0.4V | I_{OL} | | | 4 | mA | 5 |
| Standby Current | I_{STBY} | | 0.6 | 2 | μΑ | |

Maxim Integrated8

ANALOG RESISTOR CHARACTERISTICS

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{\text{CC}} = 5.0\text{V} \pm 10\%)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|---------------------------------|--------|------|------|------|--------|-------|
| End-to-End Resistor Tolerance | | -20 | | +20 | % | 8 |
| Integral Nonlinearity (INL) | | -1.6 | ±.75 | +1.6 | LSB | 3 |
| Differential Nonlinearity (DNL) | | -0.5 | ±0.3 | +0.5 | LSB | 4 |
| Temperature Coefficient | | | 750 | | ppm/°C | |

CAPACITANCE

 $(T_A = +25^{\circ}C)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|--------------------|-----------|-----|-----|-----|-------|-------|
| Input Capacitance | C_{IN} | | 5 | | pF | |
| Output Capacitance | C_{OUT} | | 7 | | pF | |

AC ELECTRICAL CHARACTERISTICS

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}; \text{V}_{\text{CC}} = 5.0\text{V} \pm 10\%)$

| AC LLLOTTIICAL CITATIA | -40 C 10 +63 | C, VCC - | 3.0 V ±1070) | | | |
|---|------------------|----------|--------------|-----|-------|-------|
| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| CLK Frequency | f_{CLK} | DC | | 3.5 | MHz | 6 |
| Width of CLK Pulse | t _{CH} | 50 | | | ns | 6 |
| Data Setup Time | t _{DC} | 30 | | | ns | 6 |
| Data Hold Time | t _{CDH} | 10 | | | ns | 6 |
| Propagation Delay Time Low to High Level Clock to Output | t _{PLH} | | | 250 | ns | 6 |
| Propagation Delay Time High to Low Level | t _{PHL} | | | 250 | ns | 6 |
| RST High to Clock Input High | t _{CC} | 50 | | | ns | 6 |
| RST Low to Clock Input High | t _{HLT} | 50 | | | ns | 6 |
| RST Inactive | t _{RLT} | 125 | | | ns | 6 |


NOTES:

- 1. All voltages are referenced to ground.
- 2. Resistor inputs cannot exceed the substrate bias voltage, V_B, in the negative direction.
- 3. INL is used to determine wiper voltage versus expected voltage as determined by wiper position.
- 4. DNL is used to determine the change in voltage between successive tap positions.
- 5. C_{OUT} is active regardless of the state of \overline{RST} .
- 6. See Figures 9(a), (b), and (c).
- 7. See Figure 11.
- 8. Valid at +25°C only.
- 9. Digital Inputs


Maxim Integrated9

TIMING DIAGRAMS Figure 9


(A) 3-WIRE SERIAL INTERFACE GENERAL OVERVIEW




(B) START OF COMMUNICATION TRANSACTION



(C) END OF COMMUNICATION TRANSACTION



TYPICAL SUPPLY CURENT VS. SERIAL CLOCK RATE Figure 11



PACKAGE INFORMATION

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. | LAND PATTERN NO. |
|--------------|--------------|----------------|---------------------|
| 16 SO | W16+6 | <u>21-0042</u> | <u>90-0107</u> |
| 20 TSSOP | U20+2 | <u>21-0066</u> | <u>90-0116</u> |

REVISION HISTORY

| REVISION DATE | DESCRIPTION | PAGES CHANGED |
|------------------|---|------------------|
| 1/13 | Initial Release | _ |
| 1/14 | Removed future product notation in Ordering Information | 1 |