

FEATURES

−3 dB bandwidth of 2.2 GHz (AV = +10 dB) Single resistor gain adjust: $3 dB ≤ A_V ≤ 25 dB$ **Single resistor and capacitor distortion adjust Input resistance: 3 kΩ, independent of gain (AV) Differential or single-ended input to differential output Low noise input stage: 2.7 nV/√Hz RTI at AV = 10 dB Low broadband distortion 10 MHz: −86 dBc HD2, −82 dBc HD3 70 MHz: −84 dBc HD2, −82 dBc HD3**

190 MHz: −81 dBc HD2, −87 dBc HD3 OIP3 of 41 dBm at 150 MHz

Slew rate: 8 V/ns Fast settling and overdrive recovery of <2 ns Single-supply operation: 3 V to 5.5 V Low power dissipation: 37 mA typical at 5 V Power-down capability: 5 mA at 5 V Fabricated using the high speed XFCB3 SiGe process

APPLICATIONS

Differential ADC drivers Single-ended-to-differential conversion RF/IF gain blocks SAW filter interfacing

GENERAL DESCRIPTION

The AD8352 is a high performance differential amplifier optimized for RF and IF applications. It achieves better than 80 dB SFDR performance at frequencies up to 200 MHz, and 65 dB beyond 500 MHz, making it an ideal driver for high speed 12-bit to 16-bit analog-to-digital converters (ADCs).

Unlike other wideband differential amplifiers, the AD8352 has buffers that isolate the gain setting resistor (R_G) from the signal inputs. As a result, the AD8352 maintains a constant 3 kΩ input resistance for gains of 3 dB to 25 dB, easing matching and input drive requirements. The AD8352 has a nominal 100 Ω differential output resistance.

The device is optimized for wideband, low distortion performance at frequencies beyond 500 MHz. These attributes, together with its wide gain adjust capability, make this device the amplifier of choice for general-purpose IF and broadband applications where low distortion, noise, and power are critical. It is ideally suited for driving not only ADCs but also mixers, pin diode attenuators, surface acoustic wave (SAW) filters, and multielement discrete devices. The device is available in a compact

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD8352.pdf&product=AD8352&rev=C) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

2 GHz, Ultralow Distortion, Differential RF/IF Amplifier

Data Sheet **[AD8352](http://www.analog.com/AD8352?doc=AD8352.pdf)**

FUNCTIONAL BLOCK DIAGRAM

3 mm × 3 mm, 16-lead LFCSP and operates over a temperature range of −40°C to +85°C.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2006–2018 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

4/2018—Rev. B to Rev. C

7/2008—Rev. A to Rev. B

9/2006—Rev. 0 to Rev. A

1/2006—Revision 0: Initial Version

SPECIFICATIONS

 $V_s = 5$ V, R_L = 200 Ω differential, R_G = 118 Ω (A_V = 10 dB), f = 100 MHz, T = 25°C; parameters specified differentially (in/out), unless otherwise noted. C_D and R_D are selected for differential broadband operation (see [Table 5](#page-10-2) an[d Table 6\)](#page-10-3).

NOISE DISTORTION SPECIFICATIONS

 $V_s = 5$ V, R_L = 200 Ω differential, R_G = 118 Ω (A_V = 10 dB), V_{OUT} = 2 V p-p composite, T = 25°C; parameters specified differentially, unless otherwise noted. C_D and R_D are selected for differential broadband operation (see [Table 5](#page-10-2) an[d Table 6\)](#page-10-3). See th[e Applications Information](#page-10-0) section for single-ended-to-differential performance characteristics.

¹ When using the evaluation board at frequencies below 50 MHz, replace the Output Balun T1 with a transformer, such as Mini-Circuits® ADT1-1WT to obtain the low frequency balance required for differential HD2 cancellation.

 2 C_D and R_D can be optimized for broadband operation below 180 MHz. For operation above 300 MHz, C_D and R_D components are not required.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 4. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. Gain vs. Frequency for a 200 Ω Differential Load with Baluns, $A_V = 18$ dB, 12 dB, and 6 dB

Figure 5. Gain vs. Frequency for a 1 kΩ Differential Load with Baluns, $A_V = 18$ dB, 12 dB, and 6 dB

Figure 6. Gain vs. Frequency for a 200 Ω Differential Load Without Baluns, R_D/C_D Open, $Av = 22$ dB, 14 dB, 10 dB, 6 dB, and 3 dB

Figure 7. Gain vs. Frequency for a 1 kΩ Differential Load Without Baluns, R_D/C_D Open, $Av = 25$ dB, 14 dB, 10 dB, 6 dB, and 3 dB

Figure 8. Gain vs. Frequency over Temperature (−40°C, +25°C, +85°C) Without Baluns, $A_V = 10$ dB, $R_L = 200 \Omega$ and 1 k Ω

Figure 9. CMRR vs. Frequency, $R_L = 200 \Omega$ and 1 k Ω , Differential Source Resistance

Figure 10. Noise Figure, OIP3, and Spectral Noise Density vs. Frequency, 2 V p-p Composite, $R_L = 200 \Omega$

Figure 11. Output IP3 (OIP3) vs. R_G for Multiple Frequencies, $R_L = 200 \Omega$

Figure 12. Third-Order Harmonic Distortion (HD3) vs. Frequency, $A_V = 10$ dB, $R_L = 200 \Omega$

Figure 13. Output 1 dB Compression Point (P1dB) vs. R_G for Multiple Frequencies, $R_L = 200 \Omega$

Figure 14. Harmonic Distortion vs. Frequency for 2 V p-p into $R_L = 1$ k Ω , A_V = 10 dB, 5 V Supply, R_G = 180 Ω, R_D = 6.8 kΩ, C_D = 0.1 pF

Figure 15. Harmonic Distortion vs. Frequency for 2 V p-p into $R_L = 200 \Omega$, $A_V = 10$ dB, $R_G = 115$ Ω, $R_D = 4.3$ kΩ, $C_D = 0.2$ pF

Figure 16. Group Delay and Phase vs. Frequency, $A_V = 10$ dB, $R_L = 200 \Omega$

Figure 17. S11 Equivalent RC Parallel Network, $R_G = 115 \Omega$

Figure 18. S22 Equivalent RC Parallel Network, $R_G = 115 \Omega$

Figure 19. Large Signal Output Transient Response, $R_L = 200 \Omega$, $A_V = 10 dB$

Figure 21. Spectral Noise Density RTI and Noise Figure vs. R_G, R_L = 200 Ω

APPLICATIONS INFORMATION **GAIN AND DISTORTION ADJUSTMENT (DIFFERENTIAL INPUT)**

[Table 5](#page-10-2) an[d Table 6 s](#page-10-3)how the required value of R_G for the gains specified at 200 Ω and 1 kΩ loads[. Figure 22](#page-10-4) an[d Figure 24](#page-11-1) plot gain vs. R^G up to 18 dB for both load conditions. For other output loads (RL), use Equation 1 to compute gain vs. RG.

$$
A_{VDifferential} = \left(\frac{R_G + 500}{(R_G + 5)(R_L + 53) + 430}\right) R_L
$$
 (1)

where

 R_L is the single-ended load.

 R_G is the gain setting resistor.

The third-order harmonic distortion can be reduced by using external components R_D and C_D . [Table 5](#page-10-2) an[d Table 6 s](#page-10-3)how the required values for R_D and C_D for the specified gains to achieve (single tone) third-order distortion reduction at 180 MHz. [Figure 23 a](#page-10-5)nd [Figure 25](#page-11-2) show any gain (up to 18 dB) vs. C_D for 200 Ω and 1 kΩ loads, respectively. When these values are selected, they result in minimum single tone, third-order distortion at 180 MHz. This frequency point provides the best overall broadband distortion for the specified frequencies below and above this value. For applications above \sim 300 MHz, C_D and R_D are not required. See th[e Specifications](#page-2-0) section and the third-order harmonic plots for more details (se[e Figure 12,](#page-8-0) [Figure 14,](#page-8-1) and [Figure 15\)](#page-8-2).

 C_D can be further optimized for narrow-band tuning requirements below 180 MHz that result in relatively lower third-order (inband) intermodulation distortion terms. See the [Narrow-Band,](#page-12-0) [Third-Order Intermodulation Cancellation](#page-12-0) section for more information. Though not shown, single tone, third-order optimization can also be improved for narrow-band frequency applications below 180 MHz with the proper selection of C_D , and 3 dB to 6 dB of relative third-order improvement can be realized at frequencies below approximately 140 MHz.

Using the information listed i[n Table 5](#page-10-2) an[d Table 6,](#page-10-3) an extrapolated value for R_D can be determined for loads between 200 Ω and 1 kΩ. For loads above 1 kΩ, use the 1 kΩ R_D values listed in Table 6.

SINGLE-ENDED INPUT OPERATION

The AD8352 can be configured as a single-ended-to-differential amplifier, as shown in [Figure 26.](#page-11-3) To balance the outputs when driving the VIP input, an external resistor (R_N) of 200 Ω is added between VIP and RGN. See Equation 2 to determine the singleended input gain (Av single-Ended) for a given RG or RL.

$$
A_{V\,Single-Ended} = \left(\frac{R_G + 500}{\left(R_G + 5\right)\left(R_L + 53\right) + 430}\right)R_L + \frac{R_L}{R_L + 30} \tag{2}
$$

where

 R_L is the single-ended load. R_G is the gain setting resistor. [Figure 27](#page-11-4) plots gain vs. R_G for 200 Ω and 1 k Ω loads. Table 7 an[d Table 8](#page-12-2) show the values of C_D and R_D required (for 180 MHz broadband, third-order, single tone optimization) for 200 Ω and 1 kΩ loads, respectively. This single-ended configuration provides −3 dB bandwidths similar to input differential drive. [Figure 28](#page-11-5) through [Figure 31](#page-12-3) show distortion levels at a gain of 12 dB for both 200 $Ω$ and 1 k $Ω$ loads. Gains from 3 dB to 18 dB, using optimized C_D and R_D values, obtain similar distortion levels.

Figure 28. Single-Ended, Second-Order Harmonic Distortion (HD2) vs. Frequency, 200 Ω Load

This broadband optimization was also performed at 180 MHz. As with differential input drive, the resulting distortion levels at lower frequencies are based on the C_D and R_D specified in [Table 7](#page-12-1) an[d Table 8.](#page-12-2) As with differential input drive, relative third-order reduction improvement at frequencies below 140 MHz is realized with proper selection of C_D and R_D .

Figure 29. Single-Ended, Third-Order Harmonic Distortion (HD3) vs. Frequency, 200 Ω Load

Figure 30. Single-Ended, Second-Order Harmonic Distortion (HD2) vs. Frequency, 1 kΩ Load

Figure 31. Single-Ended, Third-Order Harmonic Distortion (HD3) vs. Frequency, 1 kΩ Load

NARROW-BAND, THIRD-ORDER INTERMODULATION CANCELLATION

Broadband single tone, third-order harmonic optimization does not necessarily result in optimum (minimum) two tone, thirdorder intermodulation levels. The specified values for C_D and R_D in [Table 5](#page-10-2) and [Table 6 w](#page-10-3)ere determined for minimizing broadband, single tone third-order levels.

Due to phase-related distortion coefficients, optimizing single tone third-order distortion does not result in optimum in-band $(2f_1 - f_2 \text{ and } 2f_2 - f_1)$, third-order distortion levels. By proper selection of C_D (using a fixed 4.3 k Ω R_D), IP3s of better than 45 dBm are achieved. This results in degraded out-of-band, third-order frequencies ($f_2 + 2f_1$, $f_1 + 2f_2$, $3f_1$ and $3f_2$). Thus, careful frequency planning is required to determine the trade-offs.

[Figure 32 s](#page-13-1)hows narrow-band (2 MHz spacing) OIP3 levels optimized at 32 MHz, 70 MHz, 100 MHz, and 180 MHz using the C_D values specified in [Figure 33.](#page-13-2) These four data points (the C_D value and associated OIP3 levels) are extrapolated to provide close estimates of OIP3 levels for any specific frequency between 30 MHz and 180 MHz. For frequencies below ~140 MHz, narrowband tuning of OIP3 results in relatively higher OIP3s (vs. the broadband results shown i[n Table 2 o](#page-3-1)f the specifications). Though not shown, frequencies below 30 MHz also result in improved OIP3s when using proper values for CD.

Figure 33. Narrow-Band C_D vs. Frequency for Various Gain Settings

HIGH PERFORMANCE ADC DRIVING

The AD8352 provides the gain, isolation, and balanced low distortion output levels for efficiently driving wideband ADCs such as th[e AD9445.](http://www.analog.com/AD9445)

[Figure 34 a](#page-14-1)nd [Figure 35](#page-14-2) (single and differential input drive) illustrate the typical front-end circuit interface for the AD8352 differentially driving th[e AD9445](http://www.analog.com/AD9445) 14-bit ADC at 105 MSPS. The AD8352, when used in the single-ended configuration, shows little or no degradation in overall third-order harmonic performance (vs. differential drive). See th[e Single-Ended Input Operation](#page-11-0) section. The 100 MHz FFT plots shown i[n Figure 36](#page-14-3) an[d Figure 37](#page-14-4) display the results for the differential configuration. Though not shown, the single-ended, third-order levels are similar.

The 50 Ω resistor shown in [Figure 34](#page-14-1) provides a 50 Ω differential input impedance to the source for matching considerations. When the driver is less than one eighth of the wavelength from the AD8352, impedance matching is not required thereby negating the need for this termination resistor. The output 24 Ω resistors provide isolation from the analog-to-digital input.

Refer to th[e Layout and Transmission Line Effects](#page-14-0) section for more information. The circuit in [Figure 35](#page-14-2) represents a singleended input to differential output configuration for driving the [AD9445.](http://www.analog.com/en/prod/0%2C2877%2CAD9445%2C00.html) In this case, the input 50 Ω resistor with R_N (typically 200 Ω) provide the input impedance match for a 50 Ω system. Again, if input reflections are minimal, this impedance match is not required. A fixed 200 Ω resistor (R_N) is required to balance the output voltages that are required for second-order distortion cancellation. R_G is the gain setting resistor for the AD8352 with the R_D and C_D components providing distortion cancellation. The [AD9445](http://www.analog.com/en/prod/0%2C2877%2CAD9445%2C00.html) presents approximately 2 k Ω in parallel with 5 pF/differential load to the AD8352 and requires a 2.0 V p-p differential signal (V_{REF} = 1 V) between VIN+ and VIN- for a full-scale output operation.

These AD8352 simplified circuits provide the gain, isolation, and distortion performance necessary for efficiently driving high linearity converters, such as th[e AD9445.](http://www.analog.com/AD9445) This device also provides balanced outputs whether driven differentially or singleended, thereby maintaining excellent second-order distortion levels. However, at frequencies above ~100 MHz, due to phaserelated errors, single-ended, second-order distortion is relatively higher. The output of the amplifier is ac-coupled to allow for an optimum common-mode setting at the ADC input. Input ac coupling can be required if the source also requires a commonmode voltage that is outside the optimum range of the AD8352. A VCM common-mode pin is provided on the AD8352 that equally shifts both input and output common-mode levels. Increasing the gain of the AD8352 increases the system noise and, thus, decreases the SNR (3.5 dB at 100 MHz input for $Av = 10$ dB) of th[e AD9445](http://www.analog.com/AD9445) when no filtering is used. Note that amplifier gains from 3 dB to 18 dB, with proper selection of C_D and R_D , do not appreciably affect distortion levels. These circuits, when configured properly, can result in SFDR performance of better than 87 dBc at 70 MHz and 82 dBc at 180 MHz input. Single-ended drive, with appropriate C_D and R_D , give similar results for SFDR and thirdorder intermodulation levels shown in these figures.

Placing antialiasing filters between the ADC and the amplifier is a common approach for improving overall noise and broadband distortion performance for both band-pass and low-pass applications. For high frequency filtering, matching to the filter is required. The AD8352 maintains a 100 Ω output impedance well beyond most applications and is well-suited to drive most filter configurations with little or no degradation in distortion.

Figure 34. Differential Input to the AD8352 Driving th[e AD9445](http://www.analog.com/AD9445)

Figure 35. Single-Ended Input to the AD8352 Driving th[e AD9445](http://www.analog.com/AD9445)

Encode Clock at 105 MHz with f_C at 100 MHz (A_V = 10 dB), See Figure 34

LAYOUT AND TRANSMISSION LINE EFFECTS

High Q inductive drives and loads, as well as stray transmission line capacitance in combination with package parasitics, can potentially form a resonant circuit at high frequencies resulting in excessive gain peaking or possible oscillation. If RF transmission lines connecting the input or output are used, they should be designed such that stray capacitance at the input/output pins is minimized. In many board designs, the signal trace widths should be minimal where the driver/ receiver is more than one-eighth of the wavelength from the AD8352. This nontransmission line configuration requires that underlying and adjacent ground and low impedance planes be dropped from the signal lines. In a similar fashion, stray capacitance should be minimized near the R_G, C_D, and R_D components and associated traces. This also requires not placing low impedance planes near these components. Refer to the evaluation board layout [\(Figure 39 a](#page-17-0)n[d Figure 40\)](#page-17-1) for more information. Excessive stray capacitance at these nodes results in unwanted high frequency distortion. The 0.1 µF supply decoupling capacitors need to be close to the amplifier. This includes Signal Capacitor C2 through Signal Capacitor C5.

Parasitic suppressing resistors (R5, R6, R7, and R11) can be used at the device input/output pins. Use 25 Ω series resistors (Size 0402) to adequately de-Q the input and output system from most parasitics without a significant decrease in gain. In general, if proper board layout techniques are used, the suppression resistors are not necessarily required. Output Parasitic Suppression Resistor R7 and Output Parasitic Suppression Resistor R11 can be required for driving some switch capacitor ADCs. These suppressors, with Input C of the converter (and possibly added External Shunt C), help provide charge kickback isolation and improve overall distortion at high encode rates.

EVALUATION BOARD

An evaluation board is available for experimentation of various parameters such as gain, common-mode level, and distortion. The output network can be configured for different loads via minor output component changes. The schematic and evaluation board artwork are shown i[n Figure 38,](#page-16-1) [Figure 39,](#page-17-0) an[d Figure 40.](#page-17-1) All discrete capacitors and resistors are Size 0402, except for C1 (3528-B).

Component	Name	Function	Additional Information
C8, C9, C10	Capacitors	C8, C9, and C10 are bypass capacitors.	$C8 = C9 = C10 = 0.1 \mu F$
R_D, C_D	Distortion tuning components	Distortion Adjustment Components. Allows for third-order distortion adjustment HD3.	Typically, both are open above 300 MHz $C_D = 0.2$ pF, $R_D = 4.32$ k Ω C _D is Panasonic High-Q (microwave) multilayer chip 402 capacitor
R1, R2, R3, R4, R5, R6, T ₂ , C ₂ , C ₃	Resistors, transformer. capacitors	Input Interface. R1 and R4 ground one side of the differential drive interface for single-ended applications. T2 is a 1-to-1 impedance ratio balun to transform a single-ended input into a balanced differential signal. R2 and R3 provide a differential 50 Ω input termination. R5 and R6 can be increased to reduce gain peaking when driving from a high source impedance. The 50 Ω termination provides an insertion loss of 6 dB. C2 and C3 provide ac-coupling.	R1 = open, R2 = 25 Ω , $R3 = 25 \Omega$, $R4 = 0 \Omega$, $R5 = 0 \Omega$, $R6 = 0 \Omega$, $T2 = M/A$ -COM ETC1-1-13, $C2 = 0.1 \mu F$, $C3 = 0.1 \mu F$
R7, R8, R9, R11, R12, R ₁₃ , R ₁₄ , T1, C4, C5	Resistors, transformer, capacitors	Output Interface. R13 and R14 ground one side of the differential output interface for single-ended applications. T1 is a 1-to-1 impedance ratio balun to transform a balanced differential signal to a single-ended signal. R8, R9, and R12 are provided for generic placement of matching components. R7 and R11 allow additional output series resistance when driving capacitive loads. The evaluation board is configured to provide a 200 Ω to 50 Ω impedance transformation with an insertion loss of 11.6 dB. C4 and C5 provide ac-coupling. R7 and R11 provide additional series resistance when driving capacitive loads.	$R7 = 0 \Omega$, $R8 = 86.6 \Omega$, $R9 = 57.6 \Omega$, $R11 = 0 \Omega$, $R12 = 86.6 \Omega$, $R13 = 0 \Omega$, $R14 = open$, $T1 = M/A$ -COM ETC1-1-13, $C4 = 0.1 \mu F$, $C5 = 0.1 \mu F$
R_G	Resistor	Gain Setting Resistor. Resistor R _G is used to set the gain of the device. Refer to Table 5 and Table 6 when selecting the gain resistor.	$RG = 115 \Omega$ (Size 0402) for a gain of 10 dB
SW1, R18, R19, R20	Switch, resistors	Enable Interface. R10 connects the enable pin, ENB, to the supply for constant enable operation. The enable function can be toggled by removing R10 and using SW1 to switch between enable and disable modes.	$SW1 = installed$ $R18 = R19 = R20 = 0 \Omega$
C1, C6, C7	Capacitors	Power Supply Decoupling. The supply decoupling consists of a 10 µF capacitor (C1) to ground. C6 and C7 are bypass capacitors.	$C1 = 10 \mu F$, $C6 = 0.1 \mu F$, $C7 = 0.1 \mu F$
T3, T4, C11, C12	Transformer, capacitors	Calibration Circuit. T3 and T4 are dummy baluns, which can be used to calibrate the insertion loss across the transformers in the AD8352 signal chain.	$T3 = T4 = M/A$ -COM ETC1-1-13 $C11 = C12 = 0.1 \mu F$

Table 9. Evaluation Board Circuit Components and Functions

EVALUATION BOARD LOADING SCHEMES

The AD8352 evaluation board is characterized with two load configurations representing the most common ADC input resistance. The loads chosen are 200 Ω and 1000 Ω using a broadband resistive match. The loading can be changed via R8, R9, and R12 giving the flexibility to characterize the AD8352 evaluation board for the load in any given application. These loads are inherently lossy and must be accounted for in overall gain/loss for the entire evaluation board. Measure the gain of the AD8352 with an oscilloscope using the following procedure to determine the actual gain:

- 1. Measure the peak-to-peak voltage at the input node (C2 or C3).
- 2. Measure the peak-to-peak voltage at the output node (C4 or C5).
- 3. Compute gain using the following formula: Gain = 20log(VOUT/VIN)

Table 10. Values Used for 200 Ω and 1000 Ω Loads

SOLDERING INFORMATION

On the underside of the chip scale package, there is an exposed compressed paddle. This paddle is internally connected to the ground of the chip. Solder the paddle to the low impedance ground plane on the PCB to ensure the specified electrical performance and to provide thermal relief. To further reduce thermal impedance, it is recommended that the ground planes on all layers under the paddle be stitched together with vias.

EVALUATION BOARD SCHEMATICS

Figure 38. AD8352 Evaluation Board, Version A01212A

Figure 39. Component Side Silkscreen

Figure 40. Far Side Showing Ground Plane Pull Back Around Critical Features

05728-019

OUTLINE DIMENSIONS

ORDERING GUIDE

1 Z = RoHS Compliant Part.

©2006–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05728-0-4/18(C)

Rev. C | Page 19 of 19