# **N-Channel Power MOSFET 500 V, 0.52** Ω

## Features


- Low ON Resistance
- Low Gate Charge
- ESD Diode–Protected Gate
- 100% Avalanche Tested
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



# **ON Semiconductor®**

## www.onsemi.com

V <sub>DSS</sub>	R <sub>DS(ON)</sub> (MAX) @ 4.5 A
500 V	0.52 Ω



# ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	NDF	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	500	V
Continuous Drain Current, $R_{\theta JC}$ (Note 1)	I <sub>D</sub>	12	А
Continuous Drain Current T <sub>A</sub> = 100°C, $R_{\theta JC}$ (Note 1)	Ι <sub>D</sub>	7.4	A
Pulsed Drain Current, $t_P = 10 \ \mu s$	I <sub>DM</sub>	44	A
Power Dissipation, $R_{\theta JC}$	PD	39	W
Gate-to-Source Voltage	V <sub>GS</sub>	±30	V
Single Pulse Avalanche Energy, I <sub>D</sub> = 10 A	E <sub>AS</sub>	420	mJ
ESD (HBM) (JESD22–A114)	V <sub>esd</sub>	4000	V
$\begin{array}{l} RMS \text{ Isolation Voltage} \\ (t=0.3 \text{ sec., } R.H. \leq 30\%, \\ T_A=25^\circC) \mbox{ (Figure 14)} \end{array}$	V <sub>ISO</sub>	4500	V
Peak Diode Recovery (Note 2)	dv/dt	4.5	V/ns
MOSFET dV/dt	dV/dt	60	V/ns
Continuous Source Current (Body Diode)	I <sub>S</sub>	12	A
Maximum Temperature for Soldering Leads	ΤL	260	°C
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by maximum junction temperature 2.  $I_d \le 10.5 \text{ A}$ , di/dt  $\le 200 \text{ A/µs}$ ,  $V_{DD} \le BV_{DSS}$ ,  $T_J \le 150^{\circ}\text{C}$ .

## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 6 of this data sheet.

## THERMAL RESISTANCE

Parameter	Symbol	NDF11N50Z	Unit
Junction-to-Case (Drain)	$R_{\thetaJC}$	3.2	°C/W
Junction-to-Ambient Steady State (Note 3)	$R_{\thetaJA}$	50	

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Test Conditions		Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA		BV <sub>DSS</sub>	500			V	
Breakdown Voltage Temperature Co- efficient	Reference to 25°C, $I_D = 1 \text{ mA}$		$\Delta BV_{DSS}/\Delta T_{J}$		0.6		V/∘C	
Drain-to-Source Leakage Current	N 500 X X 0 X	25°C	I <sub>DSS</sub>			1	μΑ	
	$V_{DS} = 500 \text{ V}, V_{GS} = 0 \text{ V}$	125°C				50		
Gate-to-Source Forward Leakage	$V_{GS} = \pm 20 V$		I <sub>GSS</sub>			±10	μΑ	
ON CHARACTERISTICS (Note 4)								
Static Drain–to–Source On–Resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 4.5 A	Ą	R <sub>DS(on)</sub>		0.48	0.52	Ω	
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 100 \ \mu$	A	V <sub>GS(th)</sub>	3.0	3.9	4.5	V	
Forward Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 4.5 A	A	9 <sub>FS</sub>		7.7		S	
YNAMIC CHARACTERISTICS								
Input Capacitance (Note 5)			C <sub>iss</sub>	1097	1375	1645	pF	
Output Capacitance (Note 5)	$V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	/,	C <sub>oss</sub>	132	166	199		
Reverse Transfer Capacitance (Note 5)	f = 1.0 MHz		C <sub>rss</sub>	30	40	50		
Total Gate Charge (Note 5)			Qg	23	46	69	nC	
Gate-to-Source Charge (Note 5)			Q <sub>gs</sub>	4.5	8.7	13	1	
Gate-to-Drain ("Miller") Charge (Note 5)	$V_{DD} = 250 \text{ V}, \text{ I}_{D} = 10.5 $ $V_{GS} = 10 \text{ V}$	А,	Q <sub>gd</sub>	12.5	25	37.5		
Plateau Voltage			V <sub>GP</sub>		6.2		V	
Gate Resistance			Rg		1.4		Ω	
ESISTIVE SWITCHING CHARACTERI	STICS				-	-	-	
Turn–On Delay Time			t <sub>d(on)</sub>		15		ns	
Rise Time	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 10.5	A,	t <sub>r</sub>		32			
Turn–Off Delay Time	$V_{GS} = 10 \text{ V}, \text{ R}_{G} = 5 \Omega$		t <sub>d(off)</sub>		40			
Fall Time			t <sub>f</sub>		23		1	

#### SOURCE–DRAIN DIODE CHARACTERISTICS (T<sub>C</sub> = $25^{\circ}C$ unless otherwise noted)


		-			
Diode Forward Voltage	$I_{S} = 10.5 \text{ A}, V_{GS} = 0 \text{ V}$	V <sub>SD</sub>		1.6	V
Reverse Recovery Time	$V_{GS} = 0 V, V_{DD} = 30 V$	t <sub>rr</sub>	310		ns
Reverse Recovery Charge	I <sub>S</sub> = 10.5 A, di/dt = 100 A/μs	Q <sub>rr</sub>	2.5		μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


3. Insertion mounted 4. Pulse Width  $\leq$  380 µs, Duty Cycle  $\leq$  2%.

5. Guaranteed by design.

# **TYPICAL CHARACTERISTICS**



# **TYPICAL CHARACTERISTICS**









Figure 13. Thermal Impedance (Junction-to-Case) for NDF11N50Z



#### Figure 14. Isolation Test Diagram

Measurement made between leads and heatsink with all leads shorted together.

\*For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


# **ORDERING INFORMATION**

Order Number	Package	Shipping
NDF11N50ZG	TO–220FP (Pb–Free, Halogen–Free)	50 Units / Rail
NDF11N50ZH	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail

#### PACKAGE DIMENSIONS

# TO-220 FULLPACK, 3-LEAD CASE 221AH






NOTES: DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

- 2. CONTROLLING DIMENSION: MILLIMETERS. 3. CONTOUR UNCONTROLLED IN THIS AREA.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO 4 EXCEED 0.13 PER SIDE. THESE DIMENSIONS ARE TO BE MEASURED AT OUTERMOST EXTREME OF THE PLASTIC BODY. DIMENSION b2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 2.00.

- CONTOURS AND FEATURES OF THE MOLDED PACKAGE BODY 6. MAY VARY WITHIN THE ENVELOP DEFINED BY DIMENSIONS A1 AND H1 FOR MANUFACTURING PURPOSES.

	MILLIMETERS			
DIM	MIN	MAX		
Α	4.30	4.70		
A1	2.50	2.90		
A2	2.50	2.90		
b	0.54	0.84		
b2	1.10	1.40		
C	0.49	0.79		
D	14.70	15.30		
Е	9.70	10.30		
е	2.54	2.54 BSC		
H1	6.60	7.10		
L	12.50	14.73		
L1		2.80		
Ρ	3.00	3.40		
Q	2.80	3.20		





SECTION A-A

NOTE 6

ALTERNATE CONSTRUCTION

ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and eventors and reasonable attraction deve or use of directly any deim of expression inverse or subscholar date date due accession is event of insure of the respective to reading and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and eventors. expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative