


91

T-46-09-05


# 54/7491A

## 8-BIT SHIFT REGISTER


### CONNECTION DIAGRAMS PINOUT A



### PINOUT B



### LOGIC SYMBOL (Pinout A only)



Vcc = Pin 5  
GND = Pin 10

**DESCRIPTION** — The '91 is a serial-in, serial-out, 8-bit shift register. It is composed of eight RS master/slave flip-flops, input gating and a clock driver. The register is capable of storing and transferring data at clock rates up to 18 MHz while maintaining a typical noise immunity level of 1.0 V.

**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		Vcc = +5.0 V ±5%, TA = 0°C to +70°C	Vcc = +5.0 V ±10%, TA = -55°C to +125°C	
Plastic DIP (P)	A	7491APC		9A
Ceramic DIP (D)	A	7491ADC	7491ADM	6A
Flatpak (F)	B	7491AFC	7491AFM	3I


**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
A, B	Serial Data Inputs	1.0/1.0
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0
Q7	Data Output	10/10
Q7-bar	Complementary Data Output	10/10

7-46-09-05

**FUNCTIONAL DESCRIPTION** — Single-rail data and input control are gated through inputs A and B and an internal inverter to form the complementary inputs to the first bit of the shift register. Drive for the internal common clock line is provided by an inverting clock driver. Each of the inputs (A, B, and CP) appear as only one TTL input load. The clock pulse inverter/driver causes these circuits to shift information to the output on the positive edge of an input clock pulse, thus enabling the shift register to be fully compatible with other edge-triggered synchronous functions.

**LOGIC DIAGRAM**




4

**TRUTH TABLE**

INPUTS		OUTPUT
$t_n$		$t_n + 8$
A	B	$Q_7$
L	L	L
L	H	L
H	L	L
H	H	H

NOTES:  
 $t_n$  = Bit time before clock pulse.  
 $t_n + 8$  = Bit time after eight clock pulses.  
 H = HIGH Voltage Level  
 L = LOW Voltage Level

**TYPICAL INPUT/OUTPUT WAVEFORMS**



**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		Min	Max		
I <sub>CC</sub>	Power Supply Current	XM	50	mA	V <sub>CC</sub> = Max*
		XC	58		

\*I<sub>CC</sub> is measured after the eighth clock pulse with the output open and A and B inputs grounded

**AC CHARACTERISTICS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25° C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		C <sub>L</sub> = 15 pF R <sub>L</sub> = 400 Ω			
		Min	Max		
f <sub>max</sub>	Maximum Shift Frequency	10		MHz	Figs. 3-1, 3-8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>7</sub> or $\bar{Q}$ <sub>7</sub>		40	ns	Figs. 3-1, 3-8

**AC OPERATING REQUIREMENTS:** V<sub>CC</sub> +5.0 V, T<sub>A</sub> = +25° C

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		Min	Max		
t <sub>s</sub> (H)	Setup Time HIGH, D to CP	25		ns	Fig. 3-6
t <sub>h</sub> (H)	Hold Time HIGH, D to CP	0		ns	Fig. 3-6
t <sub>s</sub> (L)	Setup Time LOW, D to CP	25		ns	Fig. 3-6
t <sub>h</sub> (L)	Hold Time LOW, D to CP	0		ns	Fig. 3-6
t <sub>w</sub> (H)	CP Pulse Width HIGH	25		ns	Fig. 3-8