

Features

- 8.5V Supply Voltage
- Voltage Regulator for Stable Operating Conditions
- Microprocessor-controlled Via a Simple Two-wire Bus
- Two Selectable Addresses
- Gain-controlled RF Amplifier with Two Inputs, Selectable Via a Simple Two-wire Bus Control
- Balanced RF Amplifier Inputs
- Gain-controlled RF Mixer
- Four-pin Voltage-controlled Oscillator
- SAW Filter Driver With Differential Low-impedance Output
- AGC Voltage Generation for RF Section, Available at Charge-pump Output (Can Also Be Used to Control a PIN Diode Attenuator)
- Gain-controlled IF Amplifier
- Balanced IF Amplifier Inputs
- Selectable Gain-controlled IF Mixer
- Single-ended IF Output
- AGC Voltage Generation for IF Section, Available at Charge-pump Output
- Separate Differential Input for the IF AGC Block
- All AGC Time Constants are Adjustable
- AGC Thresholds Programmable Via a Simple Two-wire Bus
- Three AGC Charge Pump Currents Selectable (Zero, Low, High)
- Reference Oscillator
- Programmable 9-bit Reference Divider
- Programmable 15-bit Counter 1:2048 to 1:32767 Effectively
- Tri-state Phase Detector with Programmable Charge Pump
- Superior Phase-noise Performance
- Programmable Deactivation of Tuning Output
- Three Switching Outputs (Open Collector)
- Three D/A Converters (Resolution: 8 Bits)
- Lock Status Indication (Open Collector)



DAB One-chip Front End

ATR2731

Rev. 4904A–DAB–03/06




1. Description

The ATR2731 is a monolithically integrated Digital Audio Broadcasting one-chip front-end circuit manufactured using Atmel's advanced UHF5S technology. Its functionality covers a gain-controlled RF amplifier with two selectable RF inputs, a gain-controlled RF mixer, a VCO which provides the LO signal for the RF mixers, either directly or after passing a frequency divider, a SAW filter driver, an AGC block for the RF section, a gain-controlled IF amplifier, an IF mixer which can also be bypassed, an AGC block for the IF section, and a fractional-N frequency synthesizer. The frequency synthesizer controls the VCO to synthesize frequencies in the range of 70 MHz to 500 MHz in a 16-kHz raster; within certain limits, the reference divider factor is fully programmable.

The lock status of the phase detector is indicated at a special output pin; three switching outputs can be addressed. A reference signal, generated by an on-chip reference oscillator, is available at an output pin. This reference signal is also used to generate the LO signal for the IF mixer, either by doubling the frequency or by using the reference frequency itself. Three D/A converters at a resolution of 8 bits provide a digitally controllable output voltage. The thresholds inside the AGC blocks can be digitally controlled by means of on-chip 4-bit D/A converters. All functions of this IC are controlled via a simple two-wire bus.

Figure 1-1. Block Diagram



2. Pin Configuration

Figure 2-1. Pinning




Table 2-1. Pin Description

Pin	Symbol	Function
1	SCL	Clock (simple two-wire bus)
2	SDA	Data (simple two-wire bus)
3	SWA	Switching output (open collector)
4	SWB	Switching output (open collector)
5	FREF	Reference frequency output (for ATR2731)
6	SWC	Switching output (open collector)
7	CAO	Output of D/A converter A
8	CCO	Output of D/A converter B
9	CBO	Output of D/A converter C
10	GND	Ground
11	GND	Ground
12	RFA1	Input 1 of RF amplifier A (differential)
13	RFA2	Input 2 of RF amplifier A (differential)
14	RFB1	Input 1 of RF amplifier B (differential)
15	RFB2	Input 2 of RF amplifier B (differential)
16	CPRF	Charge-pump output (RF AGC block)
17	GND	Ground
18	SAW1	SAW driver output 1 (differential)
19	SAW2	SAW driver output 2 (differential)
20	VS	Supply voltage RF part
21	SLI	AGC mode selection (charge-pump current high)
22	WAGC	AGC mode selection (charge-pump current off)
23	IFIN2	Input 2 of IF amplifier (differential)
24	IFIN1	Input 1 of IF amplifier (differential)
25	VS	Supply voltage IF part
26	IFAGCIN2	Input 2 of IF AGC block (differential)
27	IFAGCIN1	Input 1 of IF AGC block (differential)
28	CPIF	Charge-pump output (IF AGC block)
29	IFOUT	IF output (single ended)
30	GND	Ground
31	GND	Ground
32	C1VC	Collector 1 of VCO
33	B2VCO	Base 2 of VCO
34	B1VCO	Base 1 of VCO
35	C2VC	Collector 2 of VCO
36	GND	Ground
37	GND	Ground
38	VS	Supply voltage PLL
39	PD	Tri-state charge pump output
40	VD	Active filter output
41	PLCK	Lock-indicating output (open collector)
42	OSCI	Input of reference oscillator/buffer
43	OSCO	Output of reference oscillator/buffer
44	ADR	Address selection (simple two-wire bus)

3. Functional Description

The ATR2731 represents a monolithically integrated front-end IC designed for applications in DAB receivers. It covers RF and IF signal processing, the PLL section and also supporting functions such as D/A converters or switching outputs.

Two RF input ports offer the possibility of handling various input signals such as a down-converted L-band signal or band II and band III RF signals. The high dynamic range of the RF inputs and the use of a gain-controlled amplifier and a gain-controlled mixer in the RF section offer the possibility of handling even strong RF input signals. The LO signal of the first mixer stage is derived from an on-chip VCO. The VCO frequency is either divided by two or directly fed to the mixer. In this way band II and band III can be covered easily.

In the IF section, it can be selected if the first IF signal is down-converted to a second, lower IF or if it is simply amplified to appear at the IF output. If the down-conversion option is chosen, it can be selected if the LO signal of the IF mixer is directly derived from the reference signal of the PLL, or if it is generated by doubling its frequency. The amplifiers in the IF section are gain-controlled in similar fashion to the RF section.

The RF and the IF part also contain AGC functional blocks which generate the AGC control voltages. The AGC thresholds can be defined by means of three on-chip 4-bit D/A converters.

The frequency of the VCO is locked to a reference frequency by an on-chip fractional-N PLL circuit which guarantees a superior phase-noise performance. The reference frequency is generated by an on-chip crystal oscillator which can also be overdriven by an external signal. Starting from a minimum value, the reference scaling factor is freely programmable.

Three switching outputs can be used for various switching tasks on the front-end board. Three 8-bit D/A converters providing an output voltage between 0V and 8.5V are used to improve the tuning voltages of the tuned preselectors which are derived from the tuning voltage of the VCO.

4. RF Part

4.1 RF Gain-controlled Amplifier

In order to support two different channels, two identical input buffers with balanced inputs (RFA1, RFA2; RFB1, RFB2) are integrated. By setting the two-wire bus bits M0 and M1 (see [“Simple Two-wire Bus Functions” on page 12](#)), the active buffer can be selected. The buffers are followed by a gain-controlled amplifier whose output signal is fed to a gain-controlled mixer. The RF amplifiers are capable of handling input signals up to a typical power of -6 dBm without causing third-order intermodulation components stronger than -40 dBc.

4.2 RF Gain-controlled Mixer, VCO and LO Divider

The purpose of the RF mixer is to down-convert the incoming signal (band II, band III) to an IF frequency, which is typically 38.912 MHz. This IF signal is fed to an AGC voltage-generation block (which is described in the following section) and an output buffer stage. This driver stage has a low output impedance and is capable of driving a SAW filter directly via its differential output pins SAW1 and SAW2. The mixer's LO signal is generated by a balanced voltage-controlled oscillator whose frequency is stabilized by a fractional-N phase-locked loop. An example circuit of the VCO is shown in [Figure 13-6 on page 24](#). The oscillator's tank is applied to the pins B1VC, C1VC, B2VC and C2VC as shown in the application circuit in [Figure 12-1 on page 20](#). Before the VCO's signal is fed to the RF mixer, it has to pass an LO divider block where the VCO frequency is divided by either 1 or 2. The setting of this divider is defined by means of the two-wire bus bits M0 and M1 as indicated in [“Simple Two-wire Bus Functions” on page 12](#). This feature offers the possibility of covering both band II and band III by tuning the VCO frequency in the range between 200 MHz to 300 MHz.

4.3 RF AGC Voltage-generation Block

In this functional block, the output signal of the RF mixer is amplified, weakly band-pass filtered (transition range: X8 MHz to X80 MHz), rectified and finally low-pass filtered. The voltage derived in this *power-measurement process* is compared to a voltage threshold (th1) which can be digitally controlled by an on-chip 4-bit D/A converter. The setting of this converter is defined by means of the two-wire bus bits TAI ($i = 1, 2, 3, 4$). Depending on the result of this comparison, a charge pump feeds a positive or negative current to pin CPRF in order to charge or discharge an external capacitor. The voltage of this external capacitor can be used to control the gain of an external preamplifier or attenuator stage. Furthermore, it is also used to generate the internal control voltages of an RF amplifier and mixer. For this purpose, the voltage at pin CPRF is compared to a voltage threshold (th2) which is also controlled by an on-chip 4-bit D/A converter whose setting is fixed by the two-wire bus bits TBI ($i = 1, 2, 3, 4$).

The current of the RF AGC charge pump can be selected using the input pins WAGC and SLI ([Table 4-1](#)):

Table 4-1. Current of Charge Pump

WAGC	SLI	Charge-pump Current [μ A]
High	X	Off
Low	Low	50 (slow mode)
Low	High	190 (fast mode)

The function can be seen in [Figure 13-5 on page 23](#).

5. IF Part

5.1 IF Gain-controlled Amplifier

The signal applied to the balanced input pins IFIN1 and IFIN2 is amplified by a gain-controlled IF amplifier. The gain-control signal is generated by an IF AGC voltage-generation block which is described in the next section. To avoid offset problems, the output of the gain-controlled amplifier is fed to an amplifier/mixer combination by AC coupling.

5.2 IF Gain-controlled Amplifier/Mixer Combination

Depending on the setting of the two-wire bus bits M2, M3, the output signal of the gain-controlled IF amplifier is either mixed down to a lower, second IF or, after passing an output buffer stage, amplified before it appears at the single-ended output pin IFOUT. If the down-conversion option is chosen, this circuit still offers two possibilities concerning the synthesis of the IF mixer's LO signal. This LO signal is derived from the PLL's on-chip reference oscillator. By means of the two-wire bus bits M2 and M3, it can be decided whether the reference frequency is doubled before it is given to the mixer's LO port, or if it is used directly. The gain-control voltage of the amplifier/mixer combination is similar to the gain-controlled IF amplifier generated by an internal gain-control circuit.

5.3 IF AGC Voltage-generation Block

The purpose of this gain-control circuit in the IF part is to measure the power of the incoming signal at the balanced input pins IFAGCIN1 and IFAGCIN2, to compare it with a certain power level, and to generate a control voltage for the IF gain-controlled amplifiers and mixer. This architecture offers the possibility of ensuring an optimal use of the dynamic range of the A/D converter which transforms the output signal at pin IFOUT from the analog to the digital domain despite possible insertion losses of (anti-aliasing) filters which are arranged in front of the converter. Such a constellation is indicated in the application circuit in [Figure 12-1 on page 20](#).

The incoming signal at the balanced input pins IFAGC1 and IFAGC2 passes a *power-measurement process* similar to that described in "[RF AGC Voltage-generation Block](#)" on page 7. For flexibility reasons, no band-pass filtering is implemented. The voltage derived in this process is compared to a voltage threshold (th3) which is defined by an on-chip 4-bit D/A converter. The setting of this converter is defined by the two-wire bus bits TCi (i = 1, 2, 3, 4). Depending on the result of this comparison, a charge pump feeds a positive or negative current to pin CPIF in order to charge or discharge an external capacitor. The current of this charge pump can be selected using the pins WAGC and SLI ([Table 5-1](#)):

Table 5-1. Current of Charge Pump


WAGC	SLI	Charge-pump Current
High	X	Off
Low	Low	50 μ A (slow mode)
Low	High	190 μ A (fast mode)

The function can be seen in [Figure 13-6 on page 24](#).

6. PLL Part

The purpose of the PLL part is to perform a phase lock of the voltage-controlled RF oscillator to an on-chip crystal reference oscillator. This is achieved by means of a special phase-noise-shaping technique based on the fractional-N principle. It concentrates the phase detector's phase-noise contribution to the spectrum of the controlled VCO at frequency positions where it does not impair the quality of the received DAB signal. A special property of the transmission technique used in DAB is that the phase-noise-weighting function measuring the influence of the LO's phase noise on the phase information of the coded signal in a DAB receiver has zeros; that is, if phase noise is concentrated in the position of such zeros as discrete lines, the DAB signal is not impaired as long as these lines do not exceed a set limit. For DAB mode I, this phase-noise-weighting function is shown in [Figure 6-1](#).

Figure 6-1. Phase-noise-weighting Function



It is important to realize that this function shows zeros in all distances from the center line which are multiples of the carrier spacing. The technique of concentrating the phase noise in the positions of such zeros is patent protected.

6.1 Reference Oscillator

An on-chip crystal oscillator generates the reference signal which is fed to the reference divider. As already described in [“IF Gain-controlled Amplifier/Mixer Combination” on page 8](#), the LO signal for the mixer in the IF section is derived. By applying a crystal to the pins OSCI and OSCO ([Figure 13-2 on page 21](#)), this oscillator generates a highly stable reference signal. If an external reference signal is available, the oscillator can be used as an input buffer. In such an application ([Figure 13-3 on page 22](#)), the reference signal has to be applied to the pin OSCI and the pin OSCO must be left open.

6.2 Reference Divider

Starting from a minimum value, the scaling factor SF_{ref} of the 9-bit reference divider is freely programmable by means of the two-wire bus bits r_i ($i = 0, \dots, 8$) according to

$$SF_{ref} = \sum_i r_i \times 2^i$$

If, for example, a frequency raster of 16 kHz is requested, the scaling factor of the reference divider has to be specified in such a way that the division process results in an output frequency which is four times higher than the desired frequency raster; that is, the comparison frequency of the phase detector equals four times the frequency raster. By changing the division ratio of the main divider from N to $N+1$ in an appropriate way (fractional- N technique), this frequency raster is interpolated to deliver a frequency spacing of 16 kHz. So, effectively, a reference scaling divide factor

$$SF_{ref,eff} = 4 \times \sum_i r_i \times 2^i$$

is achieved.

By setting the two-wire bus bit T , a test signal representing the divided input signal can be monitored at the switching output SWA.

7. Main Divider

The main divider consists of a fully programmable 13-bit divider which defines a division ratio N . The applied division ratio is either N or $N + 1$ according to the control of a special control unit. On average, the scaling factors $SF = N + k / 4$ can be selected where $k = 0, 1, 2$ or 3 .

In this way, VCO frequencies $f_{VCO} = 4 \times (N + k / 4) \times f_{ref} / (4 \times SF_{ref})$ can be synthesized starting from a reference frequency f_{ref} . If we define $SF_{eff} = 4 \times N + k$ and $SF_{ref,eff} = 4 \times SF_{ref}$ (from the previous section), then $f_{VCO} = SF_{eff} \times f_{ref} / SF_{ref,eff}$, where SF_{eff} is defined by 15 bits.

In the following, this circuit is described in terms of SF_{eff} and $SF_{ref,eff}$. SF_{eff} has to be programmed via the two-wire bus interface. An effective scaling factor from 2048 to 32767 can be selected by means of the two-wire bus bits n_i ($i = 0, \dots, 14$) according to

$$SF_{eff} = \sum_i n_i \times 2^i$$

By setting the two-wire bus bit T , a test signal representing the divided input signal can be monitored at the switching output SWC.

When the supply voltage is switched on, both the reference divider and the programmable divider are kept in RESET state until a complete scaling factor is written onto the chip. Changes in the setting of the programmable divider become active when the corresponding two-wire bus transmission is completed. An internal synchronization procedure ensures that such changes do not become active while the charge pump is sourcing or sinking current at its output pin. This behavior allows a smooth tuning of the output frequency without restricting the controlled VCO's frequency spectrum.

7.1 Phase Comparator and Charge Pump

The tri-state phase detector causes the charge pump to source or to sink current at the output pin PD depending on the phase relation of its input signals provided by the reference and the main divider respectively. Four different values of this current can be selected by means of the two-wire bus bits I50 and I100. By use of this option, changes of the loop characteristics due to the variation of the VCO gain as a function of the tuning voltage can be reduced. The charge-pump current can be switched off using the two-wire bus bit TRI. A change in the setting of the charge pump current becomes active when the corresponding two-wire bus transmission is completed. As described for the setting of the scaling factor of the programmable divider, an internal synchronization procedure ensures that such changes do not become active while the charge pump is sourcing or sinking current at its output pin. This behavior allows a change in the charge pump current without restricting the controlled VCO's frequency spectrum.

A high-gain amplifier (output pin: VD), which is implemented in order to construct a loop filter, as shown in the application circuit, can be switched off by means of the two-wire bus bit OS.

An internal lock detector checks if the phase difference of the input signals of the phase detector is smaller than approximately 250 ns in seven subsequent comparisons. If phase lock is detected, the open collector output pin PLCK is set to H (logical value). It should be noted that the output current of this pin must be limited by external circuitry as it is not limited internally. If the two-wire bus bit TRI is set to H, the lock detector function is deactivated and the logical value of the PLCK output is undefined.

7.2 Switching Outputs

Three switching outputs controlled by the two-wire bus bits SWA, SWB, and SWC can be used for any switching task on the front-end board. The currents of these outputs are not limited internally. They have to be limited by an external circuit.

7.3 D/A Converters

Three D/A converters, A, B, and C, offer the possibility of generating three output voltages at a resolution of 8 bits. These voltages appear at the output pins CAO, CBO, and CCO. The converters are controlled via the two-wire bus interface by means of the control bits CA0, ..., CA7, CB0, ..., CB7 and CC0, ..., CC7, respectively, as shown in [Table 8-1 on page 12](#). The output voltages are defined as

$$V_{CAO} = \frac{V_M}{128} \times \sum_{j=0}^7 CA_j \times 2^j$$

$$V_{CBO} = \frac{V_M}{128} \times \sum_{j=0}^7 CB_j \times 2^j$$

$$V_{CCO} = \frac{V_M}{128} \times \sum_{j=0}^7 CC_j \times 2^j$$

where $V_M = 4.25V$ nominally. Due to the rail-to-rail outputs of these converters, almost the full voltage range from 0V to 8.5V can be used. A common application of these converters is the digital synthesis of control signals for the tuning of preselectors. The output pins CAO, CBO, and CCO must be blocked externally with capacitors (100 nF) as shown in the application circuit (see [Figure 12-1 on page 20](#)).

8. Simple Two-wire Bus Interface

Via its two-wire bus interface, various functions can be controlled by a microprocessor. These functions are outlined in [Table 8-1 on page 12](#), and in [Section 8.1 "Simple Two-wire Bus Functions" on page 12](#). The programming information is stored in a set of internal registers. By means of the pin ADR, two different two-wire bus addresses can be selected, as described in ["Electrical Characteristics" on page 16](#). [Figure 8-1 on page 14](#) shows the two-wire bus timing parameters; [Figure 8-2 on page 14](#) shows a typical two-wire bus pulse diagram.

Table 8-1. Simple Two-wire Bus Instruction Codes

Description	MSB							LSB
Address	1	1	0	0	0	AS1	0	0
A byte 1	0	0	X	X	X	n ₁₄	n ₁₃	n ₁₂
A byte 2	X	X	n ₁₁	n ₁₀	n ₉	n ₈	n ₇	n ₆
A byte 3	X	X	n ₅	n ₄	n ₃	n ₂	n ₁	n ₀
B byte 1	0	1	X	r ₈	TA3	TA2	TA1	TA0
B byte 2	r ₇	r ₆	r ₅	r ₄	TB3	TB2	TB1	TB0
B byte 3	r ₃	r ₂	r ₁	r ₀	TC3	TC2	TC1	TC0
C byte 1	1	0	X	X	X	X	X	X
C byte 2	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
C byte 3	CB7	CB6	CB5	CB4	CB3	CB2	CB1	CB0
D byte 1	1	1	0	OS	T	TRI	I100	I50
D byte 2	SWA	SWB	SWC	X	M3	M2	M1	M0
D byte 3	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0

8.1 Simple Two-wire Bus Functions

AS1	Defines the two-wire bus address
n _i	Effective scaling factor (SF _{eff}) of the main divider $SF_{eff} = \sum n_i \times 2^i$
r _i	Scaling factor (SF _{ref,eff}) of the reference divider $SF_{ref,eff} = 4 \times r_i \times 2^i$
TAi	Define the setting of a 4-bit D/A converter controlling the threshold, th1, of the RF AGC to adjust the controlled output power
TBi	Define the setting of a 4-bit D/A converter controlling the threshold, th2, which determines the activation voltage for the internal RF AGC
TCi	Define the setting of a 4-bit D/A converter controlling the threshold, th3, of the IF AGC to adjust the output power
CAi, CBi, CCI	Define the setting of the three D/A converters A, B and C (i = 0, ..., 7)
OS	OS = High switches off the tuning output
T	For T = High, reference signals describing the output frequencies of the reference divider and programmable divider are monitored at SWA (reference divider) and SWC (programmable divider).
TRI	TRI = High switches off the charge pump

I50 and I100 define the charge pump current:

Table 8-2. Current of Charge Pump

I50	I100	Charge-pump Current (nominal) [μ A]
Low	Low	50
High	Low	100
Low	High	150
High	High	200

Mi defines the operation mode:

Table 8-3. Mode Selection

M3	M2	M1	M0	Mode
Low	Low	X	X	$f_{LO,IFMIX} = f_{ref}$
Low	High	X	X	$f_{LO,IFMIX} = 2 \times f_{ref}$
High	High	X	X	IF mixer switched off
X	X	Low	Low	RF mixer A active, $f_{LO,RFMIX} = f_{VCO}$
X	X	High	Low	RF mixer B active, $f_{LO,RFMIX} = f_{VCO}$
X	X	High	High	RF mixer B active, $f_{LO,RFMIX} = f_{VCO} / 2$

Note: SW α = High switches on the output current (α = A, B, C)

8.2 Simple Two-wire Bus Data Transfer

Format:

START - ADR - ACK - <instruction set> - STOP

The <instruction set> consists of a sequence of A bytes, B bytes, C bytes and D bytes each followed by ACK. A triplet of these bytes (A, B, C or D) must always be completed before a new triplet is started. If no new triplet is started the transmission can be finished before the current triplet is finished.

Examples:

START - ADR - ACK - DB1 - ACK - DB2 - ACK - DB3 - ACK - CB1 - ACK - CB2 - ACK - CB3 - ACK - AB1 - ACK - AB2 - ACK - AB3 - ACK - BB1 - ACK - BB2 - ACK - BB3 - ACK - STOP

START - ADR - ACK - CB1 - ACK - CB2 - ACK - STOP

However:

START - ADR - ACK - DB1 - ACK - CB1 - ACK - STOP is not allowed.

Description:

START	Start condition
STOP	Stop condition
ACK	Acknowledge
ADR	Address byte
α Bi	α byte i (α = A, B, C, D; i = 1, 2, 3)

8.3 Simple Two-wire Bus Timing

The values of the periods shown are specified in the table “[Electrical Characteristics](#)” on page 16. Please note, that according to the two-wire bus specification, the MSB of a byte is transmitted first, the LSB last.

Figure 8-1. Two-wire Bus Timing





Figure 8-2. Typical Pulse Diagram



9. Absolute Maximum Ratings

Parameters	Symbol	Min.	Max.	Unit
Supply voltage	V_S	−0.3	+9.5	V
Junction temperature	T_j		150	°C
Storage temperature	T_{stg}	−40	+150	°C
Differential input RF amplifier, pins 12 and 13	$V_{RFA1,2}$		500	mV _{rms}
Pins 14 and 15	$V_{RFB1,2}$		500	mV _{rms}
Externally applied voltage at RF charge pump output, pin 16	V_{CPRF}	0.5	6.75	V
Pin 28	V_{CPIF}	0.5	6.25	V
WAGC input voltage, pin 22	V_{WAGC}	−0.3	5.5	V
SLI input voltage, pin 21	V_{SLI}	−0.3	5.5	V
Differential base input VCO, pins 33 and 34	V_{BiVC}		500	mV _{rms}
Differential input IF amplifier, pins 23 and 24	V_{IFIN}		500	mV _{rms}
Differential input IF AGC block, pins 26 and 27	$V_{IFAGCIN}$		500	mV _{rms}
Reference input voltage (AC), pin 42	V_{OSCI}		1	V _{pp}
Two-wire bus input/output voltage, pins 1 and 2	SCL, SDA	−0.3	5.5	V
SDA output current, pin 2	SDA		5	mA
Address select voltage, pin 44	ADR	−0.3	5.5	V
Switch output voltage; pins 3, 4 and 6	SW α	−0.3	9.5	V
Switch output current	SW α		4	mA
PLCK output voltage, pin 41	PLCK	−0.3	5.5	V
PLCK output current, pin 41	PLCK		0.5	mA

10. Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient (soldered on application board)	R_{thJA}	40	K/W

11. Operating Range

Parameters	Symbol	Value	Unit
Supply voltage	V_S	8.0 to 9.35	V
Ambient temperature range	T_{amb}	−40 to +85	°C

12. Electrical Characteristics

Test conditions (unless otherwise specified): $V_S = 8.5V$, $T_{amb} = 25^\circ C$

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
1	Overall Characteristics		20, 25, 38						
1.1	Supply voltage			V_S	8.0	8.5	9.35	V	
1.2	Minimum supply current	$V(CPRF) = V(CPIF) < 0.8V$ M3 = M2 = High M1 = M0 = Low TAi = TCi = 0000; TBi = 1000 SWA = SWB = SWC = Low TRI = Low; PLCK = Low I100 = I50 = Low; V(ADR) = Open SLI = Low; WAGC = High		$I_{S,min}$		74		mA	B
1.3	Maximum supply current	$3.4V < V(CPRF) = V(CPIF) < 3.6V$; M3 = M2 = High M1 = M0 = Low TAi = TCi = 0000; TBi = 1000 SWA = Low; SWB = Low SWC = Low; TRI = Low PLCK = Low; I100 = I50 = Low V(ADR) = Open; SLI = Low WAGC = High		$I_{S,max}$		79		mA	B
2	RF Part								
2.1	Voltage gain	RFA1, RFA2; RFB1, RFB2) → SAW1, SAW2 (see Figure 13-3 on page 22)	12 (14) →18, 19	$G_{V,RF}$	20	24	26	dB	A
2.2	AGC range RF				23	27	29	dB	A
2.3	Noise figure (double side band)	RFA1, (RFB1) →SAW1, SAW2; RFA2, RFB2 blocked	12 (14) →19	$NF_{DSB,RF}$		12		dB	D
2.4	Maximum input power level	Differential, 3rd order intermodulation distance ≥ 40 dBc, Pout = -19 dBm, TAi = 0000, RL (SAW1, SAW2) = 200Ω	12, 13 (14, 15)	$P_{in,max,MIX}$	-10			dBm	A
2.5	Input frequency range		12, 13 (14, 15)	$f_{in,RF}$	70		260	MHz	B
2.6	Input impedance	Single ended	12 (14)	$Z_{in,RF}$		1.3		kΩ	D
2.7	Output frequency range for AGC-voltage generation		18, 19	$f_{out,SAW}$		38,912 ±5		MHz	D
2.8	Maximum output power level	Output power, differential; RL (SAW1, SAW2) > 200Ω, TAi = 0000	18, 19			-7		dBm	D
2.9	AGC threshold (th1) TAi = 1000 TAi = 1111 TAi = 0000	Output power, differential controlled by two-wire bus bits TAi; RL (SAW1, SAW2) = 200Ω	18, 19	$p_{TH,RF}$	50	90 160 10	120	mV _{rms}	A B B

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional-N technique (typically: 16 kHz).

12. Electrical Characteristics (Continued)

Test conditions (unless otherwise specified): $V_S = 8.5V$, $T_{amb} = 25^\circ C$

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
2.10	AGC threshold (th2) (internal AGC) upper limit (Tbi = 1111) lower limit (Tbi = 0000)	Controlled by two-wire bus bits Tbi; $P_{IN,MAX} = -25$ dBm	16	$V_{int\ AGC,RF}$	1.0	5.1 1.5	1.8	V V	B A
2.11	Output impedance	Single ended; $f(SAW1) = 39$ MHz	18 (19)	$Z_{out,SAW}$		30		Ω	
3	VCO								
3.1	Phase noise	$\Delta f = 10$ kHz		$L(f)$		-88		dBc/Hz	D
3.2	Phase noise			f_{LO}	100		400	MHz	D
4	IF Part								
4.1	Voltage gain	IFIN2 blocked (see Figure 13-3 on page 22) $f_{LO,IFMIX} = f_{ref}$ or $F_{LO,IFMIX} = 2 \times f_{ref}$	24 → 29	$G_{V,tot}$	42	44	48	dB	A
4.2	Voltage gain	IFIN2 blocked (see Figure 13-3 on page 22) IF mixer switched off	24 → 29	$G_{V,tot}$	45	47	51	dB	A
4.3	AGC range IF				42	44	48	dB	A
4.4	Noise figure (double side band)	IFIN2 blocked	24 → 29	NF_{DSB}		11		dB	D
4.5	Maximum input power level	IFIN2 blocked, 3rd order intermodulation distance ≥ 40 dBc; $RL(IFO) = 1$ k; $TCi = 0000$; $R_{10} = 4.7$ k, $R_{11} = 1.8$ k	24	$P_{in,max}$	-20			dBm	C
4.6	Input frequency range		23, 24	$f_{in,IFIN}$	10		60	MHz	D
4.7	Input impedance	IFIN2 blocked, $f_{IF,IFIN} = 38.912$ MHz	23, 24	$Z_{in,IFIN}$		600 – j1000		Ω	D
4.8	Output frequency range	Single ended	29	$f_{out,IFO}$	1		45	MHz	D
4.9	Output impedance	Single ended $f_{out,IFO}$ (3 MHz) $f_{out,IFO}$ (20 MHz) $f_{out,IFO}$ (38.9 MHz)	29	$Z_{out,IFO}$		20 + j50 65 + j35 58 – j25		Ω Ω Ω	D
5	RF AGC Unit								
5.1	Positive charge pump current, fast mode	$V_{WAGC} = Low$ $V_{SLI} = High$	16	$ICPRF_{POS,FM}$	145	180	220	μA	A
5.2	Negative charge pump current, fast mode	$V_{WAGC} = Low$ $V_{SLI} = High$	16	$ICPRF_{NEG,FM}$	-220	-180	-145	μA	A
5.3	Positive charge pump current, slow mode	$V_{WAGC} = Low$ $V_{SLI} = Low$	16	$ICPRF_{POS,SM}$	30	40	52	μA	A
5.4	Negative charge pump current, fast mode	$V_{WAGC} = Low$ $V_{SLI} = Low$	16	$ICPRF_{NEG,FM}$	-52	-40	-30	μA	A
5.5	Minimum gain control voltage			$VAGC_{min}$		0.75		V	C

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional-N technique (typically: 16 kHz).

12. Electrical Characteristics (Continued)

Test conditions (unless otherwise specified): $V_S = 8.5V$, $T_{amb} = 25^\circ C$

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
5.6	Maximum gain control voltage			$VAGC_{max}$		6.6		V	C
6	IF AGC Unit								
6.1	Positive charge pump current, fast mode	$V_{WAGC} = \text{Low}$ $V_{SLI} = \text{High}$	28	$ICPIF_{POS, FM}$	145	180	220	μA	A
6.2	Negative charge pump current, fast mode	$V_{WAGC} = \text{Low}$ $V_{SLI} = \text{High}$	28	$ICPIF_{NEG, FM}$	-220	-180	-145	μA	A
6.3	Positive charge pump current, slow mode	$V_{WAGC} = \text{Low}$ $V_{SLI} = \text{Low}$	28	$ICPIF_{POS, SM}$	30	40	52	μA	A
6.4	Negative charge pump current, slow mode	$V_{WAGC} = \text{Low}$ $V_{SLI} = \text{Low}$	28	$ICPIF_{NEG, SM}$	-52	-40	-30	μA	A
6.5	Window AGC mode charge pump current	$V_{WAGC} = \text{High}$	28	$ICPIF_{WAGC}$	-4	0	+4	μA	A
6.6	Minimum gain control voltage		28	$VAGCIF_{min}$		0.75		V	C
6.7	Maximum gain control voltage		28	$VAGCIF_{max}$		5.9		V	C
6.8	Control voltage for activated WAGC	$WAGC = \text{High}$	22	$VWAGC_{High}$	2.0			V	A
6.9	Control voltage for deactivated WAGC	$WAGC = \text{Low}$	22	$VWAGC_{Low}$			0.7	V	A
6.10	Control voltage for activated SLI	$SLI = \text{High}$	21	$VSLI_{High}$	2.0			V	A
6.11	Control voltage for deactivated SLI	$SLI = \text{Low}$	21	$VSLI_{Low}$			0.7		A
7	PLL Part								
7.1	Effective scaling factor of programmable divider			SF_{eff}	2048		32766		D
7.2	Effective scaling factor of reference divider			$SF_{ref, eff}$	144		2047		D
7.3	Tuning step					16		kHz	D
8	REF Input								
			42						
8.1	Input frequency range	Internal oscillator overdriven		f_{ref}	5		30	MHz	B
8.2	Input sensitivity	Internal oscillator overdriven		$V_{ref, min}$			50	mV _{rms}	A
8.3	Maximum input signal	Internal oscillator overdriven		$V_{ref, max}$	300			mV _{rms}	D
8.4	Input impedance	Single ended		Z_{ref}		2 2.5		k Ω /pF	D
9	REF Output								
			5						
9.1	Output voltage	1.5 k Ω 2.5 pF load		$V_{out, ref}$	65	100		mV _{rms}	A

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional-N technique (typically: 16 kHz).

12. Electrical Characteristics (Continued)

Test conditions (unless otherwise specified): $V_S = 8.5V$, $T_{amb} = 25^\circ C$

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
10	Phase Detector	39							
10.1	Charge-pump current	I100 = High, I50 = High		$ I_{PD4} $	160	200	240	μA	A
10.2		I100 = High, I50 = Low		$ I_{PD3} $	120	150	180	μA	A
10.3		I100 = Low, I50 = High		$ I_{PD2} $	80	100	120	μA	A
10.4		I100 = Low, I50 = Low		$ I_{PD1} $	35	50	65	μA	A
10.5	High impedance mode	TRI = High		$I_{PD,tri}$	-100		100	nA	A
10.6	Effective phase noise ⁽¹⁾	$I_{PD} = 203 \text{ mA}$		L_{PD}		-159		dBc/Hz	C
11	Lock indication	41							
11.1	Leakage current	$V_{PLCK} = 5.5V$		$I_{PLCK,L}$			10	μA	A
11.2	Saturation voltage	$I_{PLCK} = 0.25 \text{ mA}$		$V_{PLCK,sat}$			0.5	V	A
12	Switches	3, 4, 6							
12.1	Leakage current			$I_{SW,L}$			10	μA	A
12.2	Saturation voltage	$I_{SW} = 0.25 \text{ mA}$		$V_{SW,sat}$			0.5	V	A
13	Address selection	44							
13.1	AS1 = 0				0		$0.1 V_S$		C
13.2	AS1 = 1				$0.4 V_S$		$0.6 V_S$		C
14	D/A Converters	7, 8, 9							
14.1	Output voltage	$C\alpha 7 = \text{High}$ $C\alpha 0 \text{ to } C\alpha 6 = \text{Low}$ $\alpha = A, B, C$		V_M	4.05	4.25	4.45	V	A
14.2	Variation of V_M	$V_S = 8.00V \text{ to } 9.35V$		$\Delta V_{M,V_S}$	-50		50	mV	A
14.3	Variation of V_M	$T_{amb} = -40 \text{ to } +85^\circ C$		$\Delta V_{M,temp}$		± 20		mV	C
14.4	Accuracy	$V_{Con} - n V_M / 128$ $n = 24 \dots 232, \alpha = A, B, C$		ΔV_{Con}	-70		70	mV	A
14.5	Maximum output current			I_{CAOmax} I_{CBOmax} I_{CCOmax}		20		μA	C
15	Simple two-wire Bus	1, 2							
15.1	Input voltage SCL/SDA	High			3		5.5	V	D
15.2	Input voltage SCL/SDA	Low					1.5	V	D
15.3	Output voltage SDA (open collector)	$I_{SDA} = 2 \text{ mA}$, SDA = Low					0.4	V	D
15.4	SCL clock frequency				0.1		100	kHz	D
15.5	Rise time (SCL, SDA)			t_r			1	μs	D
15.6	Fall time (SCL, SDA)			t_f			300	μs	D
15.7	Time before new transmission can start			t_{buf}	4.7			μs	D
15.8	SCL high period			t_{high}	4			μs	D

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional-N technique (typically: 16 kHz).

12. Electrical Characteristics (Continued)


Test conditions (unless otherwise specified): $V_S = 8.5V$, $T_{amb} = 25^\circ C$

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
15.9	SCL low period			t_{low}	4.7			μs	D
15.10	Hold time START			t_{hdsta}	4			μs	D
15.11	Setup time START			t_{susta}	4.7			μs	D
15.12	Setup time STOP			t_{sustp}	4.7			μs	D
15.13	Hold time DATA			t_{hddat}	0			μs	D
15.14	Setup time DATA			t_{sudat}	250			ns	D

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional-N technique (typically: 16 kHz).

Figure 12-1. Application Circuit



13. Application Circuits of the Reference Oscillator

Figure 13-1. Oscillator Operation




Figure 13-2. Oscillator Overdriven




Figure 13-3. Measurement Circuit for Electrical Characteristics




Figure 13-4. RFAGC Voltage-generation Block Circuit




Figure 13-5. IFAGC Voltage-generation Block Circuit






Figure 13-6. VCO Circuit



14. Phase-noise Performance

(Example: $SF_{eff} = 16899$, $SF_{ref,eff} = 1120$, $f_{ref} = 17.92$ MHz, $I_{PD} = 200$ mA, spectrum analysis: HP7000)

Figure 14-1. Phase-noise Over Frequency




15. Ordering Information

Extended Type Number	Package	Remarks
ATR2731-ILSY	SSO44	Tube, Pb-free
ATR2731-ILQY	SSO44	Taped and reeled, Pb-free

16. Package Information

Package SSO44

Dimensions in mm



technical drawings
according to DIN
specifications



Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500

Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

*Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom*
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are® and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



Printed on recycled paper.