



austriamicrosystems AG

is now

ams AG

The technical content of this austriamicrosystems datasheet is still valid.

Contact information:

Headquarters:

ams AG

Tobelbaderstrasse 30

8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0

e-Mail: ams_sales@ams.com

et is still valid.

Please visit our website at www.ams.com



AS3643

1300mA High Current LED Flash Driver

1 General Description

The AS3643 is an inductive high efficient DCDC step up converter with two current sinks. The DCDC step up converter operates at a fixed frequency of 4MHz and includes soft startup to allow easy integration into noise sensitive RF systems. The two current sinks can operate in flash / torch / assist (=video) light modes.

The AS3643 includes flash timeout, overvoltage, overtemperature, undervoltage and LED short circuit protection functions. A TXMASK/TORCH function reduces the flash current in case of parallel operation to the RF power amplifier and avoids a system shutdown. Alternatively this pin can be used to directly operate the torch light directly.

The AS3643 is controlled by an I²C interface and has a hardware automatic shutdown if SCL=0 for 100ms. Therefore no additional enable input is required for shutting down of the device once the system shuts down.

The AS3643 is available in a space-saving WL-CSP package measuring only 2.25x1.5x0.6mm and operates over the -30°C to +85°C temperature range.


Figure 1. Typical Operating Circuit

2 Key Features

- High efficiency 4MHz fixed frequency DCDC Boost converter with soft start allows small coils
 - Stable even in coil current limit
- LED current adjustable up to 1300mA
- Automatic current adjustment for low battery voltage
- PWM operation for lower output current for reliable light output of the LED; running at 31.25kHz to avoid audible noise
- Protection functions:
 Automatic Flash Timeout timer to protect the LED(s)
 Overvoltage and undervoltage Protection
 Overtemperature Protection
 LED short/open circuit protection
- I²C Interface with automatic shutdown
- 5V constant voltage mode operation
- Available in tiny WL-CSP Package, 13 balls 0.5mm pitch 2.25x1.5x0.6mm, package size

3 Applications

Flash/torch/videolight for smartphones, feature-phones, tablets, DSCs, DVCs






4 Pinout

Pin Assignment

Figure 2. Pin Assignments (Top View)



Pin Description

Table 1. Pin Description for AS3643

Pin Number	Pin Name	Description
A1	VOUT1	DCDC converter output capacitor - make a short connection to CVOUT / VOUT2
A2	GND	Power and analog ground; make a short connection between both balls
A3	LED_OUT1	Flash LED current sink
B1	SW1	DCDC converter switching node - make a short connection to SW2 / coil LDCDC
B2	GND	Power and analog ground; make a short connection between both balls
C1	VOUT2	DCDC converter output capacitor - make a short connection to Cvout / VOUT1
C2	SW2	DCDC converter switching node - make a short connection to SW1 /coil LDCDC
C3	LED_OUT2	Flash LED current sink
D1	SCL	serial clock input for I ² C interface
D2	VIN	Positive supply voltage input - connect to supply and make a short connection to input capacitor CVIN and to coil LDCDC
E1	SDA	serial data input/output for I ² C interface (needs external pullup resistor)
E2	STROBE	Digital input with pulldown to control strobe time for flash function
F2	TXMASK/	Function 1: Connect to RF power amplifier enable signal - reduces currents during flash to avoid a system shutdown due to parallel operation of the RF PA and the flash driver
E3	TORCH	Function 2: Operate torch current level without using the I ² C interface to
		operate the torch without need to start a camera processor (if the I ² C is connected to the camera processor



5 Absolute Maximum Ratings

Stresses beyond those listed in Table 3 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 4, "Electrical Characteristics," on page 4 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Absolute Maximum Ratings

Parameter	Min	Max	Units	Comments
VIN to GND	-0.3	+7.0	V	
STROBE, TXMASK/TORCH, SCL, SDA to GND	-0.3	VIN + 0.3	V	max. +7V
SW1/2, VOUT1/2, LED_OUT1/2 to GND	-0.3	+7.0	V	116
VOUT1/2 to SW1/2	-0.3		V	Note: Diode between VOUT1/2 and SW1/2
voltage between GND pins	0.0	0.0	V	short connection recommended
Input Pin Current without causing latchup	-100	+100 +lin	mA	Norm: EIA/JESD78
Continuous Power Dissipation (T _A = +70°C)				
Continuous power dissipation		1230	mW	Рт at 70°С ¹
Continuous power dissipation derating factor		16.7	mW/°C	PDERATE ²
Electrostatic Discharge				
ESD HBM	3	±8000	V	
pins LED_OUT1/2 ³		10000		Norm: JEDEC JESD22-A114F
ESD HBM		±2000	V	
ESD CDM		±500	V	Norm: JEDEC JESD 22-C101E
ESD MM		±100	V	Norm: JEDEC JESD 22-A115-B
Temperature Ranges and Storage Condition	ıs		•	
Junction to ambient thermal resistance	5	60 ⁴	°C/W	For more information about thermal metrics, see application note AN01 Thermal Characteristics
Junction Temperature		+150	°C	Internally limited (overtemperature protection), max. 20000s
Storage Temperature Range	-55	+125	°C	
Humidity	5	85	%	Non condensing
Body Temperature during Soldering		+260	°C	according to IPC/JEDEC J-STD-020
Moisture Sensitivity Level (MSL)	MS	SL 1		Represents a max. floor life time of unlimited

- 1. Depending on actual PCB layout and PCB used measured on demoboard; for peak power dissipation during flashing see document 'AS3643 Thermal Measurements'
- 2. PDERATE derating factor changes the total continuous power dissipation (PT) if the ambient temperature is not 70°C. Therefore for e.g. TAMB=85°C calculate PT at 85°C = PT PDERATE * (85°C 70°C)
- 3. Pins LED_OUT1 connected to LED_OUT2 and capacitor Cvout connected to VOUT1/2 and GND; both GND pins connected together
- 4. Measured on AS3643 Demoboard.



6 Electrical Characteristics

VVIN = +2.7V to +4.4V, TAMB = -30° C to $+85^{\circ}$ C, unless otherwise specified. Typical values are at VVIN = +3.7V, TAMB = $+25^{\circ}$ C, unless otherwise specified.

Table 4. Electrical Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit				
General Ope	erating Conditions									
VVIN	Supply Voltage	pin VIN	2.7	3.7	4.4	V				
VVINREDUCE	Cupply Valtage	AS3643 functionally working, but not all	2.5		2.7	V				
D_FUNC	Supply Voltage	parameters fulfilled	4.4		5.5	V				
ISHUTDOWN	Shutdown Current	TXMASK/TORCH=L, SCL=SDA=0V, Vvin<3.7V		0.6	2.0	μA				
ISTANBY	Standby Current	interface active, TXMASK/TORCH=L, VVIN<3.7V ¹		1.0	10	μA				
Тамв	Operating Temperature		-30	25	85	°C				
Eta	Application Efficiency (DCDC and current sink)	$\label{eq:lcoll} $$ LCOIL=0.6\mu H@3A, LESR=60m\Omega, $$ LED_OUT1,2=1300mA^2, trlash<300ms $$$	6	84		%				
DCDC Step	Up Converter			•	•					
Vvout	DCDC Boost output Voltage (pin VOUT1/2)		2.8		5.5	V				
Vvout5v	DCDC Boost output Voltage (pin VOUT1/2)	constant voltage mode operation const_v_mode (see page 23)=1		5.0		V				
Rpmos	On-resistance	DCDC internal PMOS switch		70		mΩ				
Rnmos	On-resistance	DCDC internal NMOS switch		70		mΩ				
fclk	Operating Frequency	All internal timings are derived from this oscillator	-7.5%	4.0	+7.5%	MHz				
Current Sin	ks	, U								
VLED	LED forward voltage	single LED at 1300mA	2.8	3.4	4.2	V				
ILED_OUT	LED_OUT1/2 current sinks output combined	single LED	0		1300	mA				
ILED_OUTΔ	LED_OUT1/2 current sink accuracy	ILED_OUT>650mA or ILED_OUT<500mA 0°C < TJ < 100°C	-7		+7	%				
	onin accuracy	500mA <iled_out<650ma, 0°c="" 100°c<="" <="" td="" tj=""><td>-5</td><td></td><td>+5</td><td>%</td></iled_out<650ma,>	-5		+5	%				
ILED_OUT	LED_OUT1/2 ramp	Ramp-up During startup		250	1000	μs				
RAMP	time	Ramp-down		500	1000	μs				
ILED_OUT RIPPLE	LED_OUT current ripple	ILED_OUT = 1000mA, BW=20MHz		20		mApp				
VILED_COMP	LED_OUT current sink voltage compliance	Minimum voltage between pin LED_OUT1/2 and GND for operation of the current sink		286		mV				
VHIGH_VDS	Comparator High VDS	low vds and high vds comparator - see 4MHz/		870		mV				
VLOW_VDS	Comparator Low VDS	1MHz Operating Mode Switching on page 11		280		1117				
ILEAK_ LED_OUT	LED_OUT1/2 Leakage Current	Pins LED_OUT1 and LED_OUT2	-1.0	0.0	+1.0	μΑ				
Protection and Fault Detection Functions (see page 11)										



Table 4. Electrical Characteristics (Continued)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
VVOUTMAX	VVOUT overvoltage protection	DCDC Converter Overvoltage Protection	5.0	5.3	5.6	V
	Current Limit for coil	coil_peak=00	b	1.0		
	LDCDC (Pin SW) measured at 40%	coil_peak=01	b	1.5		
ILIMIT	PWM duty cycle ³	default value coil_peak=10	b 1.8	2.0	2.23	Α
	maximum 40000s lifetime operation in overcurrent limit	coil_peak=11	b	2.5		
VLEDSHORT	Flash LED short circuit detection voltage	Voltage measured between pins VOUT1,2 ar LED_OUT1,2	nd	1.0		V
Точтемр	Overtemperature Protection	Junction temperature		144		°C
TOVTEMPHY ST	Overtemperature Hysteresis	Junction temperature		5		°C
tflashtimeo ut	Flash Timeout Timer	Can be adjusted with register flash_timeout (page 24)	2		1280	ms
01		accuracy	-7.5		+7.5	%
		Falling V∨ıN	2.25	2.4	2.5	V
Vuvlo	Undervoltage Lockout	Rising VVIN	VUVLO +0.05	Vuvlo +0.1	Vuvlo +0.15	V
Digital Inter	face					
VIH	High Level Input Voltage	Pins SCL, SDA. Pin TXMASK/TORCH in external torch mod	1.26		VVIN	V
VIL	Low Level Input Voltage	(ext_torch_on=10)	0.0		0.54	٧
VIHFLASH	High Level Input Voltage	Pin STROBE. Pin TXMASK/TORCH for TxMask mode	0.7		VVIN	٧
VILFLASH	Low Level Input Voltage	(ext_torch_on=01) ⁴	0.0		0.54	V
Vol	Low Level Output Voltage	pin SDA, IoL=3mA			0.3	V
ILEAK	Leakage current	Pins SCL, SDA	-1.0	0.0	+1.0	μΑ
lpd	Pulldown current to GND ⁵	Pins TORCH, STROBE and TXMASK/TORC	Н	36		μΑ
tDEBTORCH	TORCH debounce time		6.3	9	11.7	ms
ttimeout	SCL timeout	In indicator, assist or flash mode, if SCL is lo longer than this timeout, the AS3643 automatically enters shutdown mode	35		100	ms
I ² C mode tir	mings - see Figure 3 or	n page 7				
fsclk	SCL Clock Frequency		1/ ttimeo ut		400	kHz
t _{BUF}	Bus Free Time Between a STOP and START Condition		1.3			μs
t _{HD:STA}	Hold Time (Repeated) START Condition ⁶		0.6			μs



Table 4. Electrical Characteristics (Continued)


Symbol	Parameter	Condition	Min	Тур	Max	Unit
t _{LOW}	LOW Period of SCL Clock		1.3			μs
t _{HIGH}	HIGH Period of SCL Clock		0.6			μs
tsu:sta	Setup Time for a Repeated START Condition		0.6			μs
t _{HD:DAT}	Data Hold Time ⁷		0		0.9	μs
t _{SU:DAT}	Data Setup Time ⁸		100			ns
t _R	Rise Time of Both SDA and SCL Signals		20 + 0.1C _B		300	ns
t _F	Fall Time of Both SDA and SCL Signals		20 + 0.1C _B		300	ns
tsu:sto	Setup Time for STOP Condition	CA	0.6			μs
C _B	Capacitive Load for Each Bus Line	C _B — total capacitance of one bus line in pF	5		400	pF
C _{I/O}	I/O Capacitance (SDA, SCL)				10	pF

- 1. For VBAT=4.5V, SCL=1.8V, SDA=1.8V maximum ISTANBY is <16µA.
- 2. To improve efficiency at low output currents, the active part of the internal switching transistor PMOS is reduced in size to 1/5 its original size. This reduces the current required to drive the PMOS transistor and therefore improves overall efficiency at low output currents.
- 3. Due to slope compensation of the current limit, ILIMIT changes with duty cycle.
- 4. The logic input levels VIH and VIL allow for 1.2V or 1.8V supplied driving circuit
- 5. A pulldown current of $36\mu A$ is equal to a pulldown resistor of $42k\Omega$ at 1.5V
- 6. After this period, the first clock pulse is generated.
- 7. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V_{IHMIN} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 8. A fast-mode device can be used in a standard-mode system, but the requirement $t_{SU:DAT}$ = to 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_R max + $t_{SU:DAT}$ = 1000 + 250 = 1250ns before the SCL line is released.



Timing Diagrams

Figure 3. ²C mode Timing Diagram





7 Typical Operating Characteristics

VVIN = 3.7V, T_A = +25°C (unless otherwise specified), LED: Osram Phaser 2 (VFLED=3.8V at 1A)

Figure 4. DCDC Efficiency vs. Vvin




Figure 6. Battery Current vs. VVIN




Figure 8. ILED Startup (ILED_OUT=1.0A)




Figure 5. Application Efficiency (PLED/PVIN) vs. VVIN




Figure 7. Efficiency at low currents (300mA)




Figure 9. IVIN, ILED Startup (ILED_OUT=800mA)






Figure 10. ILED Startup (ILED_OUT=60mA)




Figure 11. VOUT / ILED_OUT ripple, ILED_OUT = 1.0A




Figure 12. ILED Rampdown (ILED_OUT=1.0A)




Figure 13. ILED_OUT vs. TAMB




Figure 14. Oscillator frequency fclk vs. TAMB





Figure 15. Flash Timeout





8 Detailed Description


The AS3643 is a high performance DCDC step up converter with internal PMOS and NMOS switches. Its output is connected to one flash LED with an internal current sink. The device is controlled by the pins SDA and SCL in I²C mode.

The actual operating mode like standby, assist light, indicator or flash mode, can then be chosen by the interface. If not in standby mode, the device automatically enters shutdown mode by keeping SCL low for more than ttimeout.

The AS3643 includes a fixed frequency DCDC step-up with accurate startup control. Together with the current sink (on LED OUT1/2) it includes several protection and safety functions.

Internal Circuit Diagram

Figure 16. Internal circuit Diagram



Softstart / Soft ramp down

During startup and ramp down the LED current is smoothly ramped up and ramped down. If the DCDC converter goes out of regulation (measured by monitoring the voltage across the current sinks), the ramp up is temporarily stopped in order for the DCDC to return to regulation².

^{1.} Following registers are reset to their default value if the timeout expires: out_on=0, ext_torch_on=00, mode setting=00, const v mode=0.

^{2.} The actual value of the LED current setting can be readout by the register led_current_actual (see page 26) to allow the camera processor to adopt to the actual operating conditions.



4MHz/1MHz Operating Mode Switching

If freq_switch_on (see page 26)=1 and in flash and assist light mode (indicator mode or low current mode using PWM mode -see mode_setting (page 24) - always will use pulseskip) if led_current>=40h, the DCDC converter always operates in PWM mode (exception: PFM mode is allowed during startup) to reduce EMI in EMI sensitive systems. For flash and assist light mode and high duty cycles close to 100% on-time (maximum duty cycle) of the PMOS, the DCDC con-

verter can switch into a 1MHz operating mode and maximum duty cycle to improve efficiency for this load condition³. The DCDC converter returns back to its normal 4MHz operating frequency when load or supply conditions change. Due to this switching between two fixed frequencies the noise spectrum of the system is exactly defined and predictable. If improved efficiency is required, the fixed switching between 1MHz / 4MHz can be disabled by freq_switch_on (see page 26)=0. In this case pulseskip will be used.

The internal circuit for switching between these two frequencies is shown in Figure 17:

VBAT AS3643 SW1/2 force DCDC PWM **V**VOUTMAX div 4 Open LED iclk detect (fault_ovp) 0 clk low_vds LED OUT1 or LED OUT2 4MHz reset Set/Res FF 50µs deb. set freq_switch_on high_vds

Figure 17. Internal circuit of 4MHz/1Mhz selection

Note: For simplicity Figure 17 shows only a single current sink.

Protection and Fault Detection Functions

The protection functions protect the AS3643 and the LED(s) against physical damage. In most cases a Fault register bit is set, which can be readout by the I^2C interface. The fault bits are automatically cleared by a I^2C readout of the fault register. Additionally the DCDC is stopped and the current sinks are disabled by resetting out_on=0, mode setting=00 and ext_torch_on=00.

VHIGH_VDS

Overvoltage Protection

In case of no or a broken LED(s) at the pin LED_OUT1/2 and an enabled DCDC converter, the voltage on VOUT1/2 rises until it reaches VVOUTMAX (overvoltage condition) and the voltage across the current source is below low_vds⁵., the DCDC converter is stopped, the current sources are disabled and the bit fault_ovp (see page 25) is set⁶.

^{3.} Efficiency compared to a 4MHz only DCDC converter forced to operate with minimum duty cycle.

^{4.} Applies for all faults except TXMASK event occurred

^{5.} If overvoltage is reached, but none of the low_vds comparator(s) triggers, VOUT1/2 is still regulated below VVOUTMAX.


^{6.} In constant voltage mode (5V generation, register bit const_v_mode=1) this fault is disabled.



Short Circuit Protection

After the startup of the DCDC converter, the voltage on LED_OUT1/2 is continuously monitored and compared against VLEDSHORT if the LED current is above 20mA⁷ (see Figure 18). If the voltage across the LED (VFLED = VOUT1/2-LED_OUT1/2) stays below VLEDSHORT, the DCDC is stopped (as a shorted LED is assumed), the current sinks are disabled and the bit fault led short (see page 25) is set.

Figure 18. Short LED detection



Overtemperature Protection

The junction temperature of the AS3643 is continuously monitored. If the temperature exceeds TOVTEMP, the DCDC is stopped, the current sinks are disabled (instantaneous) and the bit fault_overtemp (see page 25) is set. The driver is automatically re-enabled once the junction temperature drops below TOVTEMP-TOVTEMPHYST.

TXMASK event occurred

If during flash, TXMASK current reduction is enabled (see TXMASK on page 15, configured by ext_torch_on=01) and a TXMASK event happened (pin TXMASK/TORCH=1), the fault register bit fault txmask (see page 25) is set.

Flash Timeout

If the flash is started a timeout timer is started in parallel. If the flash duration defined by the STROBE input (strobe_on = 1 and strobe_type = 1, see Figure 25 on page 17) exceeds tflashtimeout (adjustable by register flash_timeout (see page 24)), the DCDC is stopped and the flash current sinks (on pin LED_OUT1/2) are disabled and fault_timeout is set

If the flash duration is defined by the timeout timer itself (strobe_on = 0, see Figure 23 on page 17), the register fault timeout is set after the flash has been finished.

Supply undervoltage Protection

If the voltage on the pin VIN (=battery voltage) is or falls below VuvLo, the AS3643 is kept in shutdown state and all registers are set to their default state.

Wakeup Circuit - Power off detection


In flash, assist light and indicator mode (register mode_setting (page 24)=01, 10 or 11) and out_on (page 24)=1, if SCL is L for more than tTIMEOUT, shutdown mode is automatically entered. This feature automatically detects a power-off of the controlling circuit driving SCL and SDA (VDD_I/F goes to 0V e.g. due to a low power condition of the driving circuit) - the internal circuit is shown in Figure 19:

^{7.} To avoid errors in short LED detection for LEDs with a high leakage current

^{8.} In constant voltage mode (const v mode=1) the DCDC will not be automatically re-enabled.



Figure 19. Device Shutdown and Wakeup



In shutdown mode once pin SCL goes high for the first time, the internal counter shown in Figure 19 is immediately reset thus releasing the internal RESET (assuming VIN is above VuvLo) signal and allows instant communication on the I²C bus. Therefore no additional action is required to leave the shutdown mode and start I²C communication.

Purpose of this circuit

The purpose of this circuit is an additional security mechanism.

Assume the user programmed torch or indicator operation (there is no timeout for these operating modes) and the battery slowly drops below the undervoltage limit of the system. The processor would get an reset by the PMIC and the LDO operating VDD_I/F is switched off, but the processor might not have been able to switch-off the torch/indicator operation of the AS3643. Due to the implemented security mechanism the AS3643 detects a power off of VDD_I/F and automatically enters shutdown.

Current consumption in standby/shutdown mode

The AS3643 is designed to draw minimum current in standby and shutdown mode. There is a small difference in current consumption between these two operating modes (typ. 300nA) only due to the internal level shifters (see the schmitt trigger input buffers connected to SCL and SDA in Figure 19) for shifting up the voltage on SCL/SDA (VDD_I/F e.g. 1.8V) to the supply voltage on VIN (e.g. 3.7V). If the AS3643 is driven with digital levels close to 0V/VIN, the current consumption for standby mode is identical to shutdown mode.



Operating Mode and Currents

The output currents and operating mode are selected according to the following table:

Table 5. Operating Mode and current settings

			AS3643	configur	ation	operating mode and currents			
SCL and SDA	ТОВСН	STROBE	mode_ setting (see page 24)	out_on (see page 24)	Condition	Mode	LED_OUT1/2 output current Always write same content to register Cur- rent Set1 (led_current) and Current Set2		
SCL low for tTIME OUT	x	x	Х	х	if previous operating mode was indicator, assist light or flash mode	shutdown all registers are reset to their default values	0		
	Х	Х	10, 01 or 11	0					
	Х	Х			ext_torch_on (see page 22) not 10	standby	0		
	0	Х	00	· ·	ext_torch_on =10				
	1	х	00	X	ext_torch_on =10	external torch mode	LED current is defined by the 7LSB ² bits of led_current and led_current2		
¹ C commands are accepted	X	Х	01	1		indicator mode or low current pwm mode ³	LED current is defined by the 6LSB bits (bits 50) of led_current and led_current2 pwm modulated with 31.25kHz defined by register inct_pwm (1/ 164/16)		
I ² C comm	Х	х	10	1		assist light mode	LED current is defined by the 7LSB ² bits (60) of led_current and led_current2		
	Х	Х	•	. C	strobe_on (see page 25) = 0	flash mode;			
	Х	0->1	11	1	strobe_on = 1 and strobe_type (see page 25) = 0	flash duration defined by flash_timeout (see page 24)	LED current is defined by led_current and led_current2 - the current can be reduced		
	x	1			strobe_on = 1 and strobe_type = 1	flash mode; flash duration defined by STROBE input; timeout defined by flash_timeout	during flash, see Flash Current Reductions below		

- 1. SCL low for tTIMEOUT and operating mode is indicator, assist or flash mode then shutdown mode is entered.
- 2. The MSB bit of this register not used to protect the LED; therefore the maximum assist / torch light current = half the maximum flash current
- 3. The low current mode is a general purpose PWM mode to drive less current through the LED in average, but keep the actual pulsed current in a range where the light output from the LED is still specified. As only the 6 LSBs of led_current are used the maximum current is limited to 1/4 of the maximum flash current.



Flash Current Reductions

TXMASK

Usually the flash current is defined by the register led_current . If the TXMASK/TORCH input is used and (configured by ext_torch_on=01), the flash current is reduced to flash txmask_current if TXMASK/TORCH=1.

Current Reduction by VIN measurements in Flash Mode

Due to the high load of the flash driver and the ESR of the battery (especially critical at low temperatures), the voltage on the battery drops. If the voltage drops below the reset threshold of the system would reset. To prevent this condition the AS3643 monitors the battery voltage and keeps it above vin low v run as follows:

Before a flash is started the voltage on VIN is measured. If the voltage is below the setting of vin_low_v the fault_uvlo (see page 25) is set and the flash is disabled (driver stays in shutdown) if vin_low_v_shutdown=1. The flash current is reduced to flash txmask current if vin low v shutdown=0.

During flash, if the voltage on VIN drops below the threshold defined by vin_low_v_run, the flash current is reduced (or ramping of the current is stopped during flash current startup) and fault_uvlo is set. The timing for the reduction of the current is 8µs/LSB current change.

During the flash pulse the actual used current can be readout by the register led current actual.

After the flash pulse the minimum current can be readout by the register led_current_min - this allows to adjust the camera sensitivity (gain or iso-settings) for the subsequent flash pulse (e.g. when using a pre-flash and a main flash pulse).

The internal circuit for low voltage current reductions are shown in Figure 20:




Figure 20. Low Voltage current Reduction Internal Circuit

A mobile phone camera flash system can trigger a diagnostic flash and a main-flash:

The diagnostic flash is initiated by the processor. After this diagnostic flash, the determined maximum flash current can be read back through the I²C interface from register led_current_min (see page 26) and used for the setting for the main flash. Therefore the current in the main-flash is constant and additionally the camera system can use this current for picture quality adjustments - the waveforms for this concept are shown in Figure 21:



Voltage reduction due Voltage reduction due to ESR and Flash to additional load **Driver Load** (e.g. camera sensor) **VBAT VBAT I**FLASH vin low v run use same current **I**FLASH diagnostic Main Flash Flash Shoot Image Processor report min. IFLASH adjusts gain with constant and well to Processor defined flash current of Image Sensor (led current min)

Figure 21. Low Voltage current Reduction Waveform with diagnostic-Flash and Main-Flash Phase

If the diagnostic flash should be short (e.g. 10ms) it is recommended to operate this diagnostic flash at slightly higher vin_low_v_run setting compared to the main flash as shown in Figure 22:

Voltage reduction due use higher vin low v run for diagnostic flash to ESR and Flash than for actual main flash **Driver Load VBAT VBAT I**FLASH zzvin low v run use same **I**FLASH current diagnostic-Main Flash Flash report min. IFLASH Process... adjusts gain Shoot Image with constant and well (led_current_min) of Image Sensor defined flash current

Figure 22. Low Voltage current Reduction Waveform with short diagnostic-Flash and Main-Flash Phase

The different settings for vin_low_v_run allow a constant main flash current without dropping VIN below vin_low_v_run.

Flash Strobe Timings

The flash timing are defined as follows:

- Flash duration defined by register flash_timeout and flash is started immediately when this mode is selected by the I²C command (see Figure 23): set strobe on = 0, start the flash by setting out on = 1
- Flash duration defined by register flash_timeout and flash started with a rising edge on pin STROBE (see Figure 24):
 set strobe_on = 1 and strobe_type = 0
- 3. Flash start and timing defined by the pin STROBE; the flash duration is limited by the timeout timer defined by flash_timeout (see Figure 25 and Figure 26): set strobe_on = 1 and strobe_type = 1



Figure 23. AS3643 flash duration defined by flash_timeout without using STROBE input




Figure 24. AS3643 flash duration defined by flash timeout, starting flash with STROBE rising edge




Figure 25. AS3643 flash duration and start defined by STROBE, limited by flash_timeout; timer not expired





Figure 26. AS3643 flash duration and start defined by STROBE, limited by flash_timeout; timer expired





I²C Serial Data Bus

The AS3643 supports the I²C bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are referred to as slaves. A master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions must control the bus. The AS3643 operates as a slave on the I²C bus. Within the bus specifications a standard mode (100kHz maximum clock rate) and a fast mode (400kHz maximum clock rate) are defined. The AS3643 works in both modes. Connections to the bus are made through the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined (Figure 27):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus Not Busy

Both data and clock lines remain HIGH.

Start Data Transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

Stop Data Transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

Data Valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.


Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.



Figure 27. Data Transfer on FC Serial Bus



Depending upon the state of the R/W bit, two types of data transfer are possible:

- 1. **Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first.
- 2. Data transfer from a slave transmitter to a master receiver. The master transmits the first byte (the slave address). The slave then returns an acknowledge bit, followed by the slave transmitting a number of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released. Data is transferred with the most significant bit (MSB) first.

The AS3643 can operate in the following two modes:

- 1. Slave Receiver Mode (Write Mode): Serial data and clock are received through SDA and SCL. After each byte is received an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit (see Figure 28). The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit AS3643 address, which is 0110000, followed by the direction bit (R/W), which, for a write, is 0. After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. After the AS3643 acknowledges the slave address + write bit, the master transmits a register address to the AS3643. This sets the register pointer on the AS3643. The master may then transmit zero or more bytes of data, with the AS3643 acknowledging each byte received. The address pointer will increment after each data byte is transferred. The master generates a STOP condition to terminate the data write.
- 2. Slave Transmitter Mode (Read Mode): The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the AS3643 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer (Figure 29 and Figure 30). The slave address byte is the first byte received after the master generates a START condition. The slave address byte contains the 7-bit AS3643 address, which is 0110000, followed by the direction bit (R/W), which, for a read, is 1. After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. The AS3643 then begins to transmit data starting with the register address pointed to by the register pointer. If the register

^{9.} The address for writing to the AS3643 is 60h = 01100000b

^{10.} The address for read mode from the AS3643 is 61h = 01100001b



pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The AS3643 must receive a "not acknowledge" to end a read.

Figure 28. Data Write - Slave Receiver Mode




Figure 29. Data Read (from Current Pointer Location) - Slave Transmitter Mode





Figure 30. Data Read (Write Pointer, Then Read) - Slave Receive and Transmit





Register Description

Table 6. ChipID Register

Addr: 0		ChipID Register							
		This register has a fixed ID							
Bit	Bit Name	Default	Default Access Description						
2:0	version	Xh	R	AS3643 chip version number					
7:3	fixed_id	10110b	R	This is a fixed identification (e.g. to verify the I ² C communication)					

Table 7. Current Set1 Register

	Addr: 1		Current Set1 Register						
	Addi. i	This register defines design versions							
Bit	Bit Name	Default	Access	Description					
				curre	ne the current on pin LED_OUT1/2 (combined; each at sink has identical currents) assist mode uses bits 6:0 this current setting (max. half of full current setting) cator or low current pwm mode uses only 5:0 of this current setting (max. 1/4 of full current setting)				
				Cauti	on: Always write same content to this register Current Set1 (1h) and Current Set2 (2h)				
				0h	0mA				
		9Ch	h R/W	1h	5.1mA				
				2h	10.2mA				
7:0	led current								
7.0	iou_current			3Fh	321.2mA (maximum current for indicator or low current pwm mode, mode_setting=01)				
			U	7Fh	647.5mA (maximum current for assist light mode, mode_setting=10)				
				9Ch	795.3mA - default setting				
	A (C								
				FEh	1295mA				
				FFh	1300mA				



Table 9. TXMask Register

		TXMask Register						
	Addr: 3	This register defines the TXMask settings and coil peak current						
Bit	Bit Name	Default	Access	Description				
				Defines operating mode for input pin TXMASK/TORCH				
				00	pin has no effect			
1:0	ext_torch_on	00	R/W	01	txmask-mode; during flash if TXMASK/TORCH=1, the LED current is set to flash_txmask_current - (see TXMASK on page 15)			
	J. 2000. 2011			10	external torch mode: if TXMASK/TORCH=1 and mode_setting=00, the AS3643is set into external torch mode (LED current is defined by the 7LSB ¹ bits of led_current)			
				11	don't use			
					Defines the maximum coil current (parameter ILIMIT)			
				00	ILIMIT = 1.0A			
3:2	coil_peak	10	R/W	01	ILIMIT = 1.5A			
	_			10				
				11	ILIMIT = 2.5A			
				De	efine the current on pin LED_OUT1/2 in flash mode if ext_torch_on=01 and TXMASK/TORCH=1			
				0h	0mA			
				1h	82mA			
				2h	163mA			
				3h	245mA			
				4h	326mA			
				5h	408mA			
7.4	2	O.b.	DAM	6h	489mA - default			
7:4	flash_txmask_current ²	6h	R/W	7h	571mA			
				8h	653mA			
	.			9h	734mA			
				Ah	816mA			
				Bh	897mA			
				Ch	979mA			
				Dh	1060mA			
				Eh	1142mA			
				Fh	1224mA			

^{1.} The MSB bit of this register not used to protect the LED; therefore the maximum current = half the maximum flash current

2.



Table 10. Low Voltage Register

	A al al 4		Low Voltage Register						
	Addr: 4	This	register	define	es the operating mode with low battery voltages				
Bit	Bit Name	Default	Access		Description				
				oper Flas belov up	ge level on VIN where current reduction triggers during ation (see Current Reduction by VIN measurements in h Mode on page 15) - only in flash mode; if VIN drops w this voltage during current ramp up, the current ramp is stopped; during operation the current is decreased until the voltage on VIN rises above this threshold - fault_uvlo is set				
				0h	function is disabled				
2:0	vin low v run	4h	R/W	1h	3.0V				
2.0				2h	3.07V				
				3h	3.14V				
				4h	3.22V - default				
				5h	3.3V				
				6h	3.38V				
				7h	3.47V				
		5h	R/W	if bef	ge level on VIN where driver will change current before startup (only in flash mode) fore startup (out_on set from 0 to 1), the voltage on VIN is below vin_low_v, the current is changed to flash_txmask_current (vin_low_v_shutdown=0) or nutdown (vin_low_v_shutdown=1) and fault_uvlo is set				
				0h	function is disabled				
				1h	3.0V				
5:3	vin_low_v			2h	3.07V				
				3h	3.14V				
				4h	3.22V				
				5h	3.3V - default				
				6h	3.38V				
				7h	3.47V				
				Ena	ibles Shutdown of current reduction under low voltage conditions				
6	vin_low_v_shutdown	0	R/W	0	if before startup (out_on set from 0 to 1), the voltage on VIN is below vin_low_v, the current is changed to flash_txmask_current and fault_uvlo is set				
				1	if before startup (out_on set from 0 to 1), the voltage on VIN is below vin_low_v, the operating mode stays in shutdown (zero LED current) and fault_uvlo is set				
A ()					Enables Constant output voltage mode				
K. 3	const v mode		D ^ ^ /	0	Normal operation defined by mode_setting				
	const_v_mode	0	R/W	1	5V constant voltage mode on VOUT1/2; reset registers mode_setting, out_on and ext_torch_on before setting this bit				



Table 11. Flash Timer Register

	Addr: 5		Flash Timer Register						
			This register identifies the flash timer and timeout settings						
Bit	Bit Name	Default	Access		Description				
				Def	ine the duration of the flash timer and timeout timer				
				0h	2ms				
				1h	4ms				
				2h	6ms				
				23h	72ms - default				
7:0	flash_timeout	23h	R/W	7F	256ms				
				80	264ms(now 8 ms LSB steps from here on) ¹				
				81	272ms				
				82	280ms				
			+	1:	4				
				FEh	1272ms				
				FFh	1280ms				

^{1.} Internal calculation for codes above 80h: flash timeout [ms] = (flash_timeout-127) * 8 + 256 [ms]

Table 12. Control Register

	Addr: 6		Control Register					
	Addr: 6	This register identifies the operating mode and includes an all on/off bit						
Bit	Bit Name	Default	Access		Description			
					Define the AS3643 operating mode			
				00	shutdown or external torch mode if ext_torch_on (page 22)=10			
1:0	mode setting	00	R/W	01	indicator mode (or low current mode using PWM) LED current is defined by the 6LSB bits of led_current pwm modulated with 31.25kHz defined by register inct_pwm (1/164/16)			
1.0	mode_seamy	00	rvvv -		assist light mode:			
	CULL			10	LED current is defined by the 7LSB ¹ bits of led_current			
\ (C)				11	flash mode: LED current is defined by led_current (out_on and mode_setting are automatically cleared after a flash pulse)			
2	reserved	X	R		reserved - don't use, always write 0			
				Е	Enables the output current sinks (pin LED_OUT1/2)			
3	out on	0	DAA	0	outputs disabled			
3	out_on	0	R/W	1	outputs enabled (out_on and mode_setting are automatically cleared after a flash pulse)			



1. The MSB bit of this register not used to protect the LED; therefore the maximum assist light current = half the maximum flash current

Table 13. Strobe Signalling Register

Addr: 7		Strobe Signalling Register						
	Addi. 7	This register defines the flash current reducing and mode for STROBE						
Bit	Bit Name	Default	Access	Description				
				Defines if the STROBE input is edge or level sensitive; se also bit strobe_on (page 25)				
6	6 strobe_type	1	R/W	0	STROBE input is edge sensitive			
				1	STROBE input is level sensitive			
					Enables the STROBE input			
7	strobe on	1	R/W	0	STROBE input disabled			
	0.000 <u>_</u> 0			1	STROBE input enabled in flash mode			

Table 14. Fault Register

		Fault Register					
	Addr: 8	This register identifies all the different fault conditions and provide information about the LED detection					
Bit	Bit Name	Default	Access		Description		
				an undervoltage event has happened - see Curre Reduction by VIN measurements in Flash Mode on pa			
0	fault_uvlo	0	R/sC ¹	0	No		
				1	Yes		
1	reserved	0	R		reserved - don't use		
2	reserved	0	R		reserved - don't use		
			TXMASK event occurred o		TXMASK/TORCH event triggered during flash - see TXMASK event occurred on page 12		
3	fault_txmask	0	R/sC ¹	0	No		
				1	Yes		
				see Flash Timeout on page 12			
4	fault_timeout	0	R/sC ¹	0	No fault		
				1	Flash timeout exceeded		
					see Overtemperature Protection on page 12		
5	fault_overtemp	0	R/sC ¹	0	No fault		
				1	Junction temperature limit has been exceeded		
	7				see Short Circuit Protection on page 12		
6	fault_led_short	0	R/sC ¹	0	No fault		
				1 A shorted LED is detected (pin LED_OUT1.			
					see Overvoltage Protection on page 11		
7	fault_ovp	0	R/sC ¹	0	No fault		
				1	An overvoltage condition is detected (pin VOUT)		



1. R/sC = Read, self clear; after readout the register is automatically cleared

Table 15. PWM and Indicator Register

		PWM and Indicator Register						
Addr: 9		This register defines the PWM mode (e.g. for indicator) and 4/1MHz mode switching						
Bit	Bit Name	Default	Access	Description				
								Define the AS3643 PWM with 31.25kHz operation for indicator or low current mode (mode_setting=01)
	1:0 inct_pwm 00 F		00 1/16 duty cycle					
1:0		00	R/W	01 2/16 duty cycle				
				10 3/16 duty cycle				
				11 4/16 duty cycle				
				Exact frequency switching between 4MHz/1MHz for ass and flash modes for operation close to maximum pulsewidth				
2	freq_switch_on	0	R/W	Pulseskip operation is allowed for all modes - results in better efficiency				
	- -		6	In flash and assist light mode (indicator mode or locurrent mode using PWM always will use pulseskip led_current>=40h, the DCDC is running at 4MHz 1MHz (pulseskip is disabled) - results in improved noise performance;				

Table 17. Minimum LED Current Register

Addr: Eh			Minimum LED Current Register This register reports the minimum LED current from the last operation cycle			
Bit	Bit Name	Default	Access	Description		
7:0	led_current_min ¹²	00h	R	Minimum current through the current sink (only including all current reductions as described in Current Reduction by VIN measurements in Flash Mode excluding current reductions caused by TXMASK)		

- 1. As the internal change of this register is asynchronous to the readout, it is recommended to readout the register after the flash pulse. The register will store the minimum current through the LED after e.g. a previous flash. This current can be used for a subsequent flash pulse for a safe operating range.
- 2. This register is only set if an actual current reduction happens (fault_uvlo (see page 25)=1) otherwise led_current_min=0.

Table 18. Actual LED Current Register

	Addr: Fh	Actual LED Current Register				
	Audi. Fii	This register reports the actual set LED current				
Bit	Bit Name	Default Access Description				
7:0	led_current_actual ¹	00h	R	Actual set current through the current sink (including all current reductions as described in Flash Current Reductions including LED current ramp up/down)		

^{1.} As the internal change of this register is asynchronous to the readout, it is recommended to readout the register twice and compare the results.



Register Map

Table 21. Register Map 1

Register Definition	Addr	Default	Content							
Name			b7	b6	b5	b4	b3	b2	b1	b0
ChipID	0	Bxh			fixed_id				version	
Current Set1	1	9Ch	alwa	ys write sa	ame conte		urrent ster Curre	nt Set1 an	d Current	Set2
Current Set2	2	9Ch	alwa	ys write sa	ame conte	ent in regis	ster Curre	nt Set1 an	d Current	Set2
TXMask	3	68h	f	flash_txmask_current coil_peak ext_torch_on						
Low Voltage	4	2Ch	const_v vin_low vin_low_v					run		
Flash Timer	5	23h				flash_t	timeout			
Control	6	00h					out_on	reserve d	mode_	setting
Strobe Signalling	7	C0h	strobe_ on	strobe_t ype				5)		
Fault	8	00h	fault_ov p	fault_le d_short	fault_ov ertemp	fault_ti meout	fault_tx mask	reserve d	reserve d	fault_uvl o
PWM and Indicator	9	00h	freq_swi tch_on inct_pwn				pwm			
Minimum LED Current	Eh	00h	led_current_min							
Actual LED Current	Fh	00h				led_curre	ent_actual			

^{1.} Always write'0' to undefined register bits (e.g. to bits 4..7 of register 6)



9 Application Information

External Components

Input Capacitor CVIN

Low ESR input capacitors reduce input switching noise and reduce the peak current drawn from the battery. Ceramic capacitors are required for input decoupling and should be located as close to the device as is practical.

Table 22. Recommended Input Capacitor

Part Number	С	TC Code	Rated Voltage	Size	Manufacturer
GRM188R60J106ME47	10μ >3μF@4.5V >2μF@5.25V	X5R	6V3	0603	Murata www.murata.com
LMK107BBJ106MA	10μ >3μF@4.5V	X5R	6V3	0603	Taiyo Yuden www.t-yuden.com

If a different input capacitor is chosen, ensure similar ESR value and at least 3µF capacitance at the maximum input supply voltage. Larger capacitor values (C) may be used without limitations.

Add a smaller capacitor in parallel to the input pin VIN (e.g. Murata GRM155R61C104, >50nF @ 3V, 0402 size).

Output Capacitor CVOUT

Low ESR capacitors should be used to minimize VOUT ripple. Multi-layer ceramic capacitors are recommended since they have extremely low ESR and are available in small footprints. The capacitor should be located as close to the device as is practical.

X5R dielectric material is recommended due to their ability to maintain capacitance over wide voltage and temperature range.

Table 23. Recommended Output Capacitor

Part Number	C	TC Code	Rated Voltage	Size	Manufacturer
GRM219R61A116U	10μF +/-10% >4.2μF@5V	X5R	10V	0805	
GRM188R60J106ME84 ¹	10μF +/-20% >4.2μF@4V	X5R	6.3V	0603 (1.6x0.8x0.85mm max. 0.95mm height)	Murata www.murata.com

^{1.} Use only for VLED < 3.75V

If a different output capacitor is chosen, ensure similar ESR values and at least 4.2μF capacitance at 5V output voltage.



Inductor LDCDC

The fast switching frequency (4MHz) of the AS3643 allows for the use of small SMDs for the external inductor. The saturation current Isaturation should be chosen to be above the maximum value of ILIMIT¹¹. The inductor should have very low DC resistance (DCR) to reduce the I²R power losses - high DCR values will reduce efficiency.

Table 24. Recommended Inductor

Part Number	L	DCR	I SATURATION	Size	Manufacturer
C3-P1.5R	1.5µH	58mΩ	2.4A@25°C, 2.0A ¹	3x3x1.5mm (height is max.)	Mitsumi www.mitsumi.com
LQM32PN1R0MG0	1.0µH >0.6µH @ 3.0A	60mΩ	3.0A	3.2x2.5x0.9 mm max 1.0mm height	Murata
LQM2HPN1R0MGC	1.0µН >0.6µН @ 2.0A	100mΩ	1.5A (2.0A) ²	2.5x2.0x0.9 mm max 1.00mm height	www.murata.com
CIG32W1R0MNE	1.0µH >0.7µH @ 2.7A >0.6µH @ 3.0A	60mΩ +/-25%	3.0A	3.2x2.5mm max 1.0mm height	Samsung Electro- Mechancs www.sem.samsung.co.kr
NRH2412T1R0N	1.0μH >0.6μH @ 2.5A	77mΩ	2.5A	2.4x2.4x1.2 mm (height is max.)	
CKP3225N1R0M	1.0µH >0.6µH @ 3.0A	<60mΩ	3.0A	3.2x2.5x0.9 mm max 1.0mm height	
MAMK2520T1R0M	1.0µH >0.6µH @ 2.75A	45mΩ	3.0A	2.5x2.0x1.2 mm height is max	Taiyo Yuden www.t-yuden.com
MDMK2020T1R0M	1.0µH >0.6µH @ 2.75A	56mΩ	2.55A	2.0x2.0x1.2 mm height is max	
MAKK2016T1R0M	1.0µH >0.6µH @ 2.75A	65mΩ	2.0A ³	2.0x1.6x1.0 mm height is max	

- 1. Do not exceed maximum Isaturation can be ensured by setting coil peak (will limit LED current)
- 2. Flash cycle limit: 150ms on, 500ms off; repeat maximum 50 times.(if used with default coil_peak=0b (2A))
- 3. Set current limit to 2A ()coil_peak=10b) can limit maximum output current.

If a different inductor is chosen, ensure similar DCR values and at least0.6µH inductance at ILIMIT.

PCB Layout Guideline

The high speed operation requires proper layout for optimum performance. Route the power traces first and try to minimize the area and wire length of the two high frequency/high current loops:

Loop1: CVIN/CVIN2 - LDCDC - pin SW1/2 - pin GND - CVIN/CVIN2

Loop2: CVIN/CVIN2 - LDCDC - pin SW1/2 - pin VOUT1/2 - CVOUT - pin GND - CVIN/CVIN2


-

^{11.}Can be adjusted in I²C mode with register coil_peak (see page 22)



At the pin GND a single via (or more vias, which are closely combined) connects to the common ground plane. This via(s) will isolate the DCDC high frequency currents from the common ground (as most high frequency current will flow between Loop1 and Loop2 and will not pass the ground plane) - see the 'island' in Figure 31.

Figure 31. Layout recommendation



Note: If component placement rules allow, move all components close to the AS3643 to reduce the area and length of Loop1 and Loop2.


An additional 100nF (e.g. Murata GRM155R61C104, >50nF @ 3V, 0402 size) capacitor CVIN2 in parallel to CVIN is recommended to filter high frequency noise for the power supply of AS3643. This capacitor should be as close as possible to the GND/VIN pins of AS3643.

5V Operating Mode

The AS3643 can be used to power a 5V system (e.g. audio amplifier). The operating mode is selected by setting register bit const_v_mode (page 23)=1. In this operating mode, the current sinks are disabled and cannot be switched on (no flash/torch operation is possible).

Note: There is always a diode between VIN and VOUT1/2 due to the internal circuit. Therefore VOUT1/2 cannot be completely switched off


Figure 32. 5V Operating Mode






10 Package Drawings and Markings

Figure 33. WL-CSP13 Marking






Note:


Line 1: austriamicrosystems logo

Line 2: AS3643 Line 3: <Code>

Encoded Datecode (4 characters)

Figure 34. WL-CSP13 Package Dimensions





The coplanarity of the balls is $40\mu m$.







11 Ordering Information

The devices are available as the standard products shown in Table 25.

Table 25. Ordering Information

Model	Description	Delivery Form	Package
AS3643-ZWLT	1300mA High Current LED Flash Driver	Tape & Reel	13-pin WL-CSP (2.25x1.5x0.6mm) 0.5mm pitch RoHS compliant / Pb-Free / Green

Note: All products are RoHS compliant and austriamicrosystems green.

Buy our products or get free samples online at ICdirect: http://www.austriamicrosystems.com/ICdirect

Technical support is found at http://www.austriamicrosystems.com/Technical-Support

For further information and requests, please contact us mailto:sales@austriamicrosystems.com or find your local distributor at http://www.austriamicrosystems.com/distributor

Note: AS3643-ZWLT

AS3643-

Z Temperature Range: -30°C - 85°C

WL Package: Wafer Level Chip Scale Package (WL-CSP) 2.25x1.5x0.6mm

T Delivery Form: Tape & Reel



Copyrights

Copyright © 1997-2012, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



Contact Information

Headquarters

austriamicrosystems AG

Tobelbaderstrasse 30 Schloss Premstaetten A-8141 Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

http://www.austriamicrosystems.com/contact