SCBS097D – FEBRUARY 1991 – REVISED JANUARY 1997

 Members of the Texas Instruments Widebus™ Family State of the Art FRIC UR™ BiCMOS Design 	SN54ABT16833 WD PACKAGE SN74ABT16833 DGG OR DL PACKAGE (TOP VIEW)
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 	
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	1CLK [] 2 55]] 1CLR 1ERR [] 3 54 [] 1PARITY
 Typical V_{OLP} (Output Ground Bounce) 	GND 4 53 GND
< 1 V at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$	1A1 🛛 5 52 🗍 1B1
 Distributed V_{CC} and GND Pin Configuration 	1A2 [6 51] 1B2
Minimizes High-Speed Switching Noise	V _{CC} [] 7 50] V _{CC}
 Flow-Through Architecture Optimizes 	1A3 🛛 8 49 🗍 1B3
PCB Layout	1A4 🛛 9 48 🗋 1B4
 High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OI}) 	1A5 [] 10 47 [] 1B5
	GND [] 11 46]] GND
Parity-Error Flag With Parity Concenter/Checker	1A6 [12 45] 1B6
Generator/Checker	1A7 [13 44] 1B7
 Register for Storage of Parity-Error Flag 	1A8 [14 43] 1B8
 Package Options Include Plastic 300-mil 	2A1 [15 42] 2B1
Shrink Small-Outline (DL) and Thin Shrink	2A2 [16 41] 2B2
Small-Outline (DGG) Packages and 380-mil	2A3 [] 17 40 [] 2B3 GND [] 18 39 [] GND
Fine-Pitch Ceramic Flat (WD) Package	GND [] 18 39 [] GND 2A4 [] 19 38 [] 2B4
Using 25-mil Center-to-Center Spacings	2A4 [19 38] 2B4 2A5 [20 37] 2B5
decorintian	2A5 [20 37] 2B5 2A6 [21 36] 2B6
description	V_{CC} [22 35] V_{CC}
The 'ABT16833 consist of two noninverting 8-bit	2A7 [23 34] 2B7
to 9-bit parity bus transceivers and are designed	2A8 24 33 2B8
for communication between data buses. For each	GND [25 32] GND
transceiver, when data is transmitted from the	2ERR 26 31 2PARITY
A bus to the B bus, an odd-parity bit is generated	2CLK 27 30 2CLR
and output on the parity I/O pin (1PARITY or	20EB 28 29 20EA
2PARITY). When data is transmitted from the	

The error (1ERR or 2ERR) output is configured as an open-collector output. The B-to-A parity-error flag is clocked into 1ERR (or 2ERR) on the low-to-high transition of the clock (1CLK or 2CLK) input. 1ERR (or 2ERR) is cleared (set high) by taking the clear (1CLR or 2CLR) input low.

The output-enable (\overline{OEA} and \overline{OEB}) inputs can be used to disable the device so that the buses are effectively isolated. When both \overline{OEA} and \overline{OEB} are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

2PARITY). When data is transmitted from the B bus to the A bus, 1PARITY (or 2PARITY) is configured as an input and combined with the B-input data to generate an active-low error flag if

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.

odd parity is not detected.



SCBS097D – FEBRUARY 1991 – REVISED JANUARY 1997

description (continued)

The SN54ABT16833 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16833 is characterized for operation from -40° C to 85° C.

INPUTS							OUTPL	JT AND I/O			
OEB	OEA	CLR	CLK	Α ί Σ ΟF Η	Βi † Σ OF H	А	В			FUNCTION	
L	Н	х	х	Odd Even	NA	NA	А	L H	NA	A data to B bus and generate parity	
н	L	н	Ŷ	NA	Odd	В	NA	NA	Н	B data to A bus and	
	L	П	I	NA	Even	D	INA	NA	L	check parity	
Х	Х	L	Х	Х	Х	Х	NA	NA	Н	Check error-flag register	
		Н	No↑	Х					NC		
Н	н	L	No↑	Х	х	z	Z	Z	Н	8	
	п	н	\uparrow	Odd	~	Ζ Ζ	Z	Ζ Ζ	Z	Н	Isolation§
		Н	\uparrow	Even					L		
	1	Х	Х	Odd	NA	NA	A	Н	NA	A data to B bus and	
	L	~	~	Even	INA	INA	A	L	NА	generate inverted parity	

NA = not applicable, NC = no change, X = don't care

[†] Summation of high-level inputs includes PARITY along with Bi inputs.


[‡]Output states shown assume ERR was previously high.

 $\$ In this mode, $\overline{\text{ERR}}$ (when clocked) shows inverted parity of the A bus.



SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

logic symbol[†]





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS097D – FEBRUARY 1991 – REVISED JANUARY 1997

logic diagram (positive logic)








SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

ERROR-FLAG FUNCTION TABLE										
INP	UTS	INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION					
CLR	CLK	POINT P	ERR _{n-1} †	EKK						
Н	\uparrow	Н	Н	Н						
Н	\uparrow	х	L	L	Sample					
Н	\uparrow	L	Х	L						
L	Х	Х	Х	Н	Clear					

[†] State of ERR before changes at CLR, CLK, or point P

error-flag waveforms





SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54ABT	16833	SN74AB1	Г16833	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	h	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	Vcc	0	VCC	V
VOH	High-level output voltage	ERR	7	5.5		5.5	V
IOH	High-level output current	Except ERR	202	-24		-32	mA
IOL	Low-level output current		201	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	4	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

DA	DAMETER	TEST CON	DITIONS	Т	A = 25°C	;	SN54AB	Г16833	SN74AB1	16833	UNIT
PA	RAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		$V_{CC} = 4.5 V$, $I_{I} = -18 mA$				-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5	3		2.5				
All outputs	V _{CC} = 5 V,	I _{OH} = -3 mA	3	3.4		3		3		V	
VOH	except ERR	V _{CC} = 4.5 V	I _{OH} = -24 mA				2				v
		VCC = 4.5 V	I _{OH} = -32 mA	2*	2.7				2		
Vei		V _{CC} = 4.5 V	I _{OL} = 24 mA		0.25	0.55		0.55			V
VOL		VCC = 4.5 V	I _{OL} = 64 mA		0.3	0.55*				0.55	v
V _{hys}					100			2			mV
IOH	ERR	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			20		20		20	μA
loff		$V_{CC} = 0,$	V_I or $V_O \leq 4.5~V$			±100		² El		±100	μΑ
ICEX	Outputs high	V _{CC} = 5.5 V,	$V_{O} = 5.5 V$			50		50		50	μΑ
1.	Control inputs	Vcc = 5.5 V, VI = V			±1	20	±1		±1	μA	
łı	A or B ports	VCC = 5.5 V, V = V	CC OLGIND			±100	20	±100		±100	μΑ
١ _{IL}	A or B ports	$V_{CC} = 0,$	VI = GND			-50	4d	-50		-50	μΑ
10‡		V _{CC} = 5.5 V,	$V_{O} = 2.5 V$	-50	-100	-180	-50	-180	-50	-180	mA
I _{OZH} §		V _{CC} =5.5 V,	$V_{O} = 2.7 V$			50		50		50	μA
Iozl§		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-50		-50		-50	μA
		V _{CC} = 5.5 V,	Outputs high		1.5	2		2		2	
ICC	A or B ports	$I_{O} = 0,$	Outputs low		28	36		36		36	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		1	2		2		2	
$\Delta I_{\rm CC} \P$		V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND				50		50		50	μΑ
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF
Cio	A or B ports	V _O = 2.5 V or 0.5 V	,		9						pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\$ The parameters I_{OZH} and I_{OZL} include the input leakage current.

I This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


			V _{CC} = T _A = 2	⊧ 5 V, 25°C	SN54AB	Г16833	SN74AB1	Г16833	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, CLK high or low		3		3		3		ns
		A port	4.5		4.5	2	4.5		
t _{su}	Setup time before CLK↑	CLR	1		81×	4	1		ns
		OEA	5		5 5		5		
t _h	Hold time after CLK^\uparrow	A port or OEA	0		0		0		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍ T	CC = 5 V A = 25°C	;	SN54AB	Г16833	SN74AB1	16833	UNIT
		(001-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
^t PHL	AUB	BUIA	2	3.1	3.9	2	4.5	2	4.3	115
^t PZH		A or B	2	3.9	4.9	2	5.8	2	5.6	20
^t PZL	OE	AOLP	2.5	4.3	5.1	2.5	6.2	2.5	6	ns
^t PHZ		A or B	2	3.6	4.5	2	5.5	2	5.4	
^t PLZ	OE	AOLP	1.5	3	3.8	1.5	4.7	1.5	4.3	ns
^t PLH	A 05	PARITY	2	4.6	5.4	2	7	2	6.7	20
^t PHL	A or OE	PARITI	2	4.3	5.1	0	6.5	2	6.1	ns
^t PZH	OE	PARITY	2	3.6	5	02	5.8	2	5.7	ns
^t PZL	OE		2.5	4.4	5.8	2.5	6.7	2.5	6.5	115
^t PHZ			1.5	3.2	4	1.5	4.8	1.5	4.7	
^t PLZ	OE	PARITY	1.5	2.9	3.7	1.5	4.2	1.5	4.1	ns
^t PLH	CLK, CLR		2	3.4	4.2	2	4.8	2	4.6	ns
^t PHL	CLK	ERR	2	2.8	3.6	2	4.1	2	3.9	115



SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. t_{PHL} is measured at 1.5 V.

F. tpLH is measured at VOL + 0.3 V.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com

PACKAGING INFORMATION

RUMENTS

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ABT16833DGGRE4	ACTIVE	TSSOP	DGG	56		TBD	Call TI	Call TI
74ABT16833DGGRG4	ACTIVE	TSSOP	DGG	56		TBD	Call TI	Call TI
SN74ABT16833DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16833DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16833DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16833DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16833DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Jul-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16833DLR	SSOP	DL	56	1000	346.0	346.0	49.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated