STP4LN80K5



N-channel 800 V, 2.1 Ω typ.,3 A MDmesh™ K5 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	K. ID	
STP4LN80K5	800 V	2.6 Ω	3 A	

- Industry's lowest R_{DS(on)} * area
- Industry's best figure of merit (FoM)
- Ultra low-gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STP4LN80K5	4LN80K5	TO-220	Tube

Contents STP4LN80K5

Contents

1	Electric	eal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	_	TO-220 type A package information	
5	Revisio	n history	12

STP4LN80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit		
V _G s	Gate-source voltage	± 30	V		
I _D	Drain current (continuous) at T _C = 25 °C	3	Α		
ΙD	Drain current (continuous) at T _C = 100 °C	1.9	Α		
I _D ⁽¹⁾	Drain current (pulsed)	12	Α		
P _{TOT}	Total dissipation at T _C = 25 °C	60 W			
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns		
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50 V			
Tj	Operating junction temperature range	EE to 150	°C		
T_{stg}	Storage temperature range	- 55 to 150			

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.08	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	0.8	А
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	160	mJ

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \leq 3$ A, di/dt 100 A/µs; VDs peak < $V_{(BR)DSS},~V_{DD} = 400$ V.

 $^{^{(3)}}V_{DS} \le 640 \text{ V}$

Electrical characteristics STP4LN80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 10	μΑ
$V_{\text{GS(th)}}$	Gate threshold voltage	$V_{DD} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 1 \text{ A}$		2.1	2.6	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	122	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	11	-	pF
Crss	Reverse transfer capacitance	V do = V V	-	0.3	-	pF
Co(tr) ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V,	-	23	-	pF
C _{o(er)} (2)	Equivalent capacitance energy related	V _{GS} = 0 V	ı	9	ı	pF
R_g	Intrinsic gate resistance	f = 1 MHz, Id = 0 A	-	18	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 2.5 \text{ A}$	-	3.7	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V	-	1	-	nC
Q_{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.2	-	nC

Notes:

 $^{^{\}left(1\right)}$ Defined by design, not subject to production test.

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 400 V, I _D = 1.25 A,	-	7	-	ns
tr	Rise time	$R_G = 4.7 \Omega$	-	9	-	ns
t _{d(off)}	Turn-off delay time	$V_{GS} = 10 \text{ V}$	-	31	-	ns
t _f	Fall time	(see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform")	-	25	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		3	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		12	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 2.5 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 2.5 A, di/dt = 100 A/μs,	-	230		ns
Q _{rr}	Reverrse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for	-	1.04		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")		9		Α
t _{rr}	Reverse recovery time	I _{SD} = 2.5 A, di/dt = 100 A/μs	-	368		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C (see <i>Figure 16: "Test circuit for</i>	1	1.53		μС
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")		8		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



⁽¹⁾Pulse width limited by safe operating area

⁽²⁾ Pulsed: pulse duration = 300 μs, duty cycle 1.5%

2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance $\begin{array}{c} \kappa \\ \delta = 0.5 \\ \delta = 0.1 \\ \hline \\ \delta = 0.01 \\ \hline \\ \delta = 0.05 \\ \hline \\ \delta = 0.02 \\ \hline \\ \delta = 0.01 \\ \hline \\ SINGLE PULSE \\ \hline \\ 10^{-5} & 10^{-4} & 10^{-3} & 10^{-2} & 10^{-1} & t_p(s) \\ \hline \end{array}$

Figure 4: Output characteristics

ID GIPD0605201612260CH

(A) V_{GS} = 11 V


V_{GS} = 10 V


V_{GS} = 8 V

V_{GS} = 7 V

1 V_{GS} = 6 V

0 4 8 12 16 V_{DS} (V)





STP4LN80K5 Electrical characteristics




Figure 9: Normalized gate threshold voltage vs temperature $V_{GS(th)}$ $I_D = 100 \, \mu A$ $I_D = 100 \, \mu A$

Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} GIPD060520161229RON

2.6

2.2

1.8

V_{GS} = 10 V

1.4

1

0.6

0.2

-75


-25


25


75

125

T_j (°C)









Test circuits STP4LN80K5


3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 16: Test circuit for inductive load switching and diode recovery times







STP4LN80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



4.1 TO-220 type A package information

Figure 20: TO-220 type A package outline




Table 10: TO-220 type A mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
Е	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

Revision history STP4LN80K5

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
20-May-2015	1	First release.
18-May-2016	2	Document status promoted from preliminary data to production data. Updated Figure 1: "Internal schematic diagram". Updated Section 1: "Electrical ratings", Section 2: "Electrical characteristics". Added Section 2.1: "Electrical characteristics (curves)". Updated Section 3: "Test circuits". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

