STW45NM50



N-channel 500 V, 0.08 Ω typ., 45 A MDmesh™ Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	ID
STW45NM50	500 V	0.1 Ω	45 A

- 100% avalanche tested
- High dv/dt and avalanche capabilities
- Low input capacitance and gate charge
- Low gate input resistance

Applications

Switching applications

Description

This N-channel Power MOSFET is developed using STMicroelectronics' revolutionary MDmesh™ technology, which associates the multiple drain process with the company's PowerMESH™ horizontal layout. This device offer extremely low on-resistance, high dv/dt and excellent avalanche characteristics. Utilizing ST's proprietary strip technique, this Power MOSFET boasts an overall dynamic performance which is superior to similar products on the market.

Table 1: Device summary

Order code	Marking	Package	Packaging
STW45NM50	W45NM50	TO-247	Tube

Contents STW45NM50

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	œuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	n history	11

STW45NM50 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	±30	V
I_D	Drain current (continuous) at T _C = 25 °C	45	Α
I _D	Drain current (continuous) at T _C = 100 °C	28.4	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	180	Α
P _{TOT}	Total dissipation at T _C = 25 °C	390	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
T _{stg}	Storage temperature range	FF to 1F0	°C
Tj	Operating junction temperature range	-55 to 150	°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.32	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	30	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_{jmax})	15	А
Eas	Single pulse avalanche energy (starting T _J =25 °C, I _D =I _{AR} , V _{DD} =50 V)	700	mJ

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(2)}}I_{SD} \leq 45~A,~di/dt \leq 400~A/\mu s,~V_{DS(peak)} \leq V_{(BR)DSS}, V_{DD} \leq 80\%~V_{(BR)DSS}$

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	500			V
	Zara gata valtaga drain	$V_{GS} = 0 \text{ V}, V_{DS} = 500 \text{ V}$			10	
IDSS	I _{DSS} Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 500 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 30 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	3	4	5	٧
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 22.5 A		0.08	0.1	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3290	-	pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz},$	-	865	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	140	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{GS} = 0 V, V _{DS} = 0 to 400 V		270	-	pF
Q_g	Total gate charge	$V_{DD} = 400 \text{ V}, I_D = 45 \text{ A},$	-	113	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V (see <i>Figure 14</i> :	-	17	-	nC
Q_{gd}	Gate-drain charge	"Test circuit for gate charge behavior")	-	82	-	nC
Rg	Gate input resistance	f = 1 MHz, I _D = 0 A	-	1.7	-	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}C_{oss~eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DS}

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 250 \text{ V}, I_D = 22.5 \text{ A}, R_G = 4.7 \Omega,$	-	29.1	-	ns
t _r	Rise time	V _{GS} = 10 V (see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	73.6	-	ns
t _{r(Voff)}	Off-voltage rise time	V _{DD} = 400 V, I _D = 45 A, R _G = 4.7 Ω, V _{GS} = 10 V (see <i>Figure 15: "Test</i>		20.8	1	ns
tf	Fall time	circuit for inductive load switching and	-	58.3	-	ns
tc	Cross-over time	diode recovery times")	-	67.6	-	ns

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		45	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		180	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 45 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 45 A, di/dt = 100 A/μs	-	454		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 15: "Test circuit for inductive load	-	9380		nC
I _{RRM}	Reverse recovery current	switching and diode recovery times")		41.3		Α
trr	Reverse recovery time	I _{SD} = 45 A, di/dt = 100 A/μs	-	567		ns
Qrr	Reverse recovery charge	V _{DD} = 100 V, T _j = 150 °C (see <i>Figure 15: "Test circuit for</i>	-	12700		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	44.8		Α


Notes:


⁽¹⁾Pulse width limited by safe operating area.


 $^{^{(2)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%


2.1 Electrical characteristics (curves)




















Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG150720161037VTH 1.1 $I_D = 250 \, \mu A$ 1.0 0.9 8.0 0.7 0.6 0.5L -75 25 125 -25 75 T_i (°C)







Test circuits STW45NM50

3 Test circuits

Figure 13: Test circuit for resistive load switching times




Figure 15: Test circuit for inductive load switching and diode recovery times




Figure 16: Unclamped inductive load test circuit




Figure 17: Unclamped inductive waveform





Figure 18: Switching time waveform



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information




Figure 19: TO-247 package outline

Table 9: TO-247 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW45NM50 Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
30-Mar-2005	4	Modified value on Source drain diode
23-Jul-2009	5	Modified values on Switching times
18-Jul-2016	6	Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 4: "Avalanche characteristics", Table 5: "On/off states", Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source-drain diode" Modified: Section 5.1: "Electrical characteristics (curves)" Updated: Section 7.1: "TO-247 package information"

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

