N-channel TrenchMOS logic level FET

Rev. 06 — 15 June 2009

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

- Suitable for high frequency applications due to fast switching characteristics
- Suitable for logic level gate drive sources

1.3 Applications

Computer motherboards

DC-to-DC convertors

1.4 Quick reference data

Table 1.	Quick reference					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C	-	-	25	V
I _D	drain current	T _{mb} = 25 °C; V _{GS} = 10 V; see <u>Figure 1</u> ; see <u>Figure 3</u>	-	-	75	A
P _{tot}	total power dissipation	$T_{mb} = 25 \text{ °C}; \text{ see } \frac{\text{Figure 2}}{\text{Figure 2}}$	-	-	107	W
Dynamic	characteristics					
Q _{GD}	gate-drain charge	$V_{GS} = 4.5 \text{ V}; I_D = 25 \text{ A};$ $V_{DS} = 12 \text{ V}; T_j = 25 \text{ °C};$ see <u>Figure 9</u> ; see <u>Figure 10</u>	-	4	-	nC
Static ch	aracteristics					
R _{DSon}	drain-source on-state resistance	$\label{eq:VGS} \begin{array}{l} V_{GS} = 10 \text{ V}; \text{ I}_{D} = 25 \text{ A}; \\ T_{j} = 25 \text{ °C}; \text{ see } \underline{\text{Figure 7}}; \\ \text{see } \underline{\text{Figure 8}} \end{array}$	-	7.65	9	mΩ



2. Ordering information

Table 2. Ordering information						
Type number	Package					
	Name	Description	Version			
PHU78NQ03LT	IPAK	plastic single-ended package (IPAK); 3 leads (in-line)	SOT533			

3. Pinning information

Table 3.	Pinning	information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		_
2	D	drain	mb	
3	S	source		
mb	D	mounting base; connected to drain		mbb076 S
			SOT533 (IPAK)	

N-channel TrenchMOS logic level FET

4. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	drain-source voltage	T _i ≥ 25 °C; T _i ≤ 175 °C	-	25	V
V _{DGR}	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega; T_{mb} \ge 25 \text{ °C}; T_{mb} \le 175 \text{ °C}$	_	25	V
V _{GS}	gate-source voltage		-20	20	V
	drain current	V _{GS} = 5 V; T _{mb} = 100 °C	-	46.9	A
.0		$V_{GS} = 10 \text{ V}; T_{mb} = 100 \text{ °C}; \text{ see Figure 1}$	-	57.5	A
		$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{\text{Figure 3}};$ see Figure 3	-	75	А
		V _{GS} = 5 V; T _{mb} = 25 °C	-	66.4	А
I _{DM}	peak drain current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$; see Figure 3	-	240	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	107	W
T _{stg}	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Source-dr	ain diode				
I _S	source current	T _{mb} = 25 °C	-	75	Α
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$	-	240	А
Avalanche	ruggedness				


E_{DS(AL)S} non-repetitive


 $\begin{array}{ll} \mbox{non-repetitive} & V_{GS} = 10 \mbox{ V}; \mbox{ } T_{j(init)} = 25 \mbox{ }^{\circ}\mbox{C}; \mbox{ } I_D = 32 \mbox{ } A; \mbox{ } V_{sup} \leq 25 \mbox{ V}; \\ \mbox{drain-source avalanche} & \mbox{unclamped}; \mbox{ } t_p = 0.17 \mbox{ } ms; \mbox{ } R_{GS} = 50 \mbox{ } \Omega \end{array}$



_


energy








N-channel TrenchMOS logic level FET



5. Thermal characteristics

Table 5.Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{\text{th}(j-mb)}$	thermal resistance from junction to mounting base	see <u>Figure 4</u>	-	-	1.4	K/W
R _{th(j-a)}	thermal resistance from junction to ambient	vertical in free air	-	70	-	K/W



© NXP B.V. 2009. All rights reserved.


N-channel TrenchMOS logic level FET

6. Characteristics


Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
V _{(BR)DSS}	drain-source	I_D = 250 µA; V_{GS} = 0 V; T_j = -55 °C	22	-	-	V
	breakdown voltage	I_D = 250 µA; V_{GS} = 0 V; T_j = 25 °C	25	-	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C};$ see <u>Figure 5</u> ; see <u>Figure 6</u>	-	-	2.2	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 175 \text{ °C};$ see <u>Figure 5</u> ; see <u>Figure 6</u>	0.5	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see <u>Figure 5</u> ; see <u>Figure 6</u>	1	1.5	2	V
I _{DSS}	drain leakage current	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	1	μA
		$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	-	500	μA
I _{GSS}	gate leakage current	V_{GS} = 15 V; V_{DS} = 0 V; T_j = 25 °C	-	10	100	nA
		V_{GS} = -15 V; V_{DS} = 0 V; T_j = 25 °C	-	10	100	nA
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ °C};$ see <u>Figure 7</u> ; see <u>Figure 8</u>	-	7.65	9	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 175 \text{ °C};$ see <u>Figure 7</u> ; see <u>Figure 8</u>	-	18.9	24.3	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ °C};$ see <u>Figure 7</u> ; see <u>Figure 8</u>	-	10.5	13.5	mΩ
R _G	internal gate resistance (AC)	f = 1 MHz; T _j = 25 °C	-	1	-	Ω
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$ I_D = 0 \text{ A}; \text{V}_{DS} = 0 \text{ V}; \text{V}_{GS} = 4.5 \text{ V}; $	-	8.6	-	nC
		$\begin{split} I_D &= 25 \text{ A}; \text{V}_{DS} = 12 \text{V}; \text{V}_{GS} = 4.5 \text{V}; \\ T_j &= 25 ^\circ\text{C}; \text{ see } \overline{\text{Figure 9}}; \text{ see } \overline{\text{Figure 10}} \end{split}$	-	11	-	nC
Q _{GS}	gate-source charge	$I_D = 25 \text{ A}; V_{DS} = 12 \text{ V}; V_{GS} = 4.5 \text{ V};$	-	3.6	-	nC
Q _{GS1}	pre-threshold gate-source charge	T _j = 25 °C; see <u>Figure 10</u> ; see <u>Figure 10</u>	-	1.8	-	nC
Q _{GS2}	post-threshold gate-source charge		-	1.8	-	nC
Q _{GD}	gate-drain charge		-	4	-	nC
V _{GS(pl)}	gate-source plateau voltage	$I_D = 25 \text{ A}; V_{DS} = 12 \text{ V}; T_j = 25 \text{ °C};$ see Figure 9; see Figure 10	-	3	-	V
C _{iss}	input capacitance	V_{DS} = 12 V; V_{GS} = 0 V; f = 1 MHz;	-	970	-	pF
		T _j = 25 °C; see <u>Figure 11</u>	-	1460	-	pF
C _{oss}	output capacitance		-	415	-	pF
C _{rss}	reverse transfer capacitance		-	170	-	pF

N-channel TrenchMOS logic level FET


Table 6.	Characteristics continued						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
t _{d(on)}	turn-on delay time	$V_{DS} = 12 \text{ V}; \text{ R}_{L} = 0.5 \Omega; \text{ V}_{GS} = 5 \text{ V};$	-	13	-	ns	
t _r	rise time	$R_{G(ext)} = 5.6 \ \Omega; T_j = 25 \ ^{\circ}C$	-	46	-	ns	
t _{d(off)}	turn-off delay time		-	20	-	ns	
t _f	fall time		-	15	-	ns	
Source-drain diode							
V_{SD}	source-drain voltage	I_S = 25 A; V_{GS} = 0 V; T_j = 25 °C; see <u>Figure 12</u>	-	0.78	1.2	V	
t _{rr}	reverse recovery time	$I_{S} = 20 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V};$	-	35	-	ns	
Qr	recovered charge	V _{DS} = 25 V; T _j = 25 °C	-	20	-	nC	



N-channel TrenchMOS logic level FET



N-channel TrenchMOS logic level FET



N-channel TrenchMOS logic level FET

7. Package outline




Fig 13. Package outline SOT533 (IPAK)

8. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PHU78NQ03LT_6	20090615	Product data sheet	-	PHU_PHD78NQ03LT_5
Modifications:		of this data sheet has beer of NXP Semiconductors.	n redesigned to comply w	ith the new identity
	 Legal texts 	have been adapted to the	new company name whe	re appropriate.
	Type number	er PHU78NQ03LT separate	ed from data sheet PHU_	PHD78NQ03LT_5.
PHU_PHD78NQ03LT_5 (9397 750 15084)	20050727	Product data sheet	-	PHP_PHU78NQ03LT_4
PHP_PHU78NQ03LT_4 (9397 750 13431)	20040726	Product data sheet	-	PHP_PHB_PHD78NQ03 LT-03
PHP_PHB_PHD78NQ03 LT-03 (9397 750 09667)	20020626	Product data	-	PHP_PHB_PHD78NQ03 LT-02
PHP_PHB_PHD78NQ03 LT-02 (9397 750 09418)	20020322	Product data	-	PHP_PHB_PHD78NQ03 LT-01
PHP_PHB_PHD78NQ03 LT-01 (9397 750 08916)	20011114	Product data	-	-

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 **Definitions**

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

N-channel TrenchMOS logic level FET

11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Ordering information2
3	Pinning information2
4	Limiting values3
5	Thermal characteristics4
6	Characteristics5
7	Package outline9
8	Revision history10
9	Legal information11
9.1	Data sheet status11
9.2	Definitions11
9.3	Disclaimers
9.4	Trademarks11
10	Contact information11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.



For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 June 2009 Document identifier: PHU78NQ03LT_6

All rights reserved.