











SNVS397E - SEPTEMBER 2005 - REVISED NOVEMBER 2016

LM5005

LM5005 75-V, 2.5-A Step-Down Switching Regulator With Wide Input Voltage Range

Features

- High-Efficiency DC-DC Buck Converter
 - Wide Input Voltage Range From 7 V to 75 V
 - Adjustable Output Voltage as Low as 1.225 V
 - Output Current as High as 2.5 A
 - Junction Temperature Range –40°C to 125°C
- Integrated 75-V, 160-mΩ Buck MOSFET
- Meets EN55022 and CISPR 22 EMI Standards
- ±1.5% Feedback Voltage Accuracy
- **Emulated Peak Current-Mode Control**
 - Ultra-Fast Line and Load Transient Response
- Switching Frequency From 50 kHz to 500 kHz
- Master or Slave Frequency Synchronization Input
- 80-ns Minimum PWM ON Time For Low Volt
- Monotonic Start-up into Prebiased Output
- Internal High-Voltage VCC Bias Supply Regulator
- Auxiliary Bias Supply Option to VCC
- Configurable Soft Start With Tracking
- Precision Standby and Shutdown Input
 - Programmable Input UVLO With Hysteresis
- Remote Shutdown and Standby Control
- Cycle-by-Cycle Overcurrent Protection
- VCC and Gate Drive UVLO Protection
- Thermal Shutdown Protection With Hysteresis
- Thermally-Enhanced 20-Pin HTSSOP Package

Applications

- High-Efficiency Point-of-Load Regulators
- Telecommunications Infrastructure
- Factory Automation and Control

3 Description

The LM5005 high-voltage buck converter features all of the functions necessary to implement an efficient high-voltage switching regulator with a minimum number of external components. This easy-to-use converter operates over an input voltage range from 7 V to 75 V and delivers a maximum output current of 2.5 A. The control loop architecture is based upon current-mode control using an emulated current ramp for high noise immunity. Current-mode control provides inherent line feed-forward, cycle-by-cycle overcurrent protection and straightforward loop compensation. The use of an emulated control ramp reduces noise sensitivity of the PWM circuit, allowing reliable control of small duty cycles necessary in high input voltage applications.

The switching frequency is resistor-programmable from 50 kHz to 500 kHz. To reduce EMI, an oscillator synchronization pin allows multiple LM5005 regulators to self-synchronize or be synchronized to an external clock signal. Additional protection features include configurable soft start, external power supply tracking, thermal shutdown with automatic recovery, and remote shutdown capability.


The LM5005 is available in an 20-pin HTSSOP package with an exposed pad that is soldered to the PCB to achieve a low junction-to-board thermal impedance. To create a custom regulator design, use the LM5005 with WEBENCH® Power Designer.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM5005	HTSSOP (20)	6.50 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit



Typical Efficiency, $V_{OUT} = 5 \text{ V}$






Table of Contents

1	Features 1	8	Application and Implementation	15
2	Applications 1		8.1 Application Information	
3	Description 1		8.2 Typical Application	
4	Revision History2	9	Power Supply Recommendations	26
5	Pin Configuration and Functions 3	10	Layout	26
6	Specifications5		10.1 Layout Guidelines	26
•	6.1 Absolute Maximum Ratings 5		10.2 Layout Example	29
	6.2 ESD Ratings	11	Device and Documentation Support	31
	6.3 Recommended Operating Conditions 5		11.1 Third-Party Products Disclaimer	31
	6.4 Thermal Information5		11.2 Device Support	31
	6.5 Electrical Characteristics		11.3 Documentation Support	31
	6.6 Switching Characteristics		11.4 Receiving Notification of Documentation Update	es <mark>31</mark>
	6.7 Typical Characteristics		11.5 Community Resources	32
7	Detailed Description 9		11.6 Trademarks	32
-	7.1 Overview		11.7 Electrostatic Discharge Caution	32
	7.2 Functional Block Diagram9		11.8 Glossary	32
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	00
	7.4 Device Functional Modes		Information	32

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cl	hanges from Revision D (March 2013) to Revision E	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Deleted Simplified Application Schematic image	1
•	Added Typical Application Circuit image	1
•	Changed Junction to Ambient, R _{0,JA} , value in the <i>Thermal Information</i> table From: 40 To: 35.2	5
•	Changed Junction to Case, R _{0,JC(bot)} , value in the <i>Thermal Information</i> table From: 4 To: 1.2	5
•	Changed Efficiency vs I _{OUT} and V _{IN} graph	
•	Deleted R_{RAMP} to V_{CC} for $V_{OUT} > 7.5V$ figure	13
<u>.</u>	Added Connection of External Ramp Resistor to VCC when VOUT > 7.5 V figure	13

Changes from Revision C (March 2013) to Revision D



5 Pin Configuration and Functions



Pin Functions

PIN		TYPE ⁽¹⁾	DECORPTION
NO.	NAME	IYPE	DESCRIPTION
1	VCC	I	Output of the bias regulator. VCC tracks VIN up to 9 V. Beyond 9 V, VCC is regulated to 7 V. A $0.1-\mu F$ to $1-\mu F$ ceramic decoupling capacitor is required. An external voltage (7.5 V to 14 V) can be applied to this pin to reduce internal power dissipation.
2	SD	I	Shutdown or UVLO input. If the SD pin voltage is below 0.7 V, the regulator is in a low power state. If the SD pin voltage is between 0.7 V and 1.225 V, the regulator is in standby mode. If the SD pin voltage is above 1.225 V, the regulator is operational. Use an external voltage divider to set a line undervoltage shutdown threshold. If the SD pin is left open circuit, a 5-µA pullup current source configures the regulator as fully operational.
3, 4	VIN	Р	Input supply voltage, nominal operating range: 7 V to 75 V.
5	SYNC	I/O	Oscillator synchronization input or output. The internal oscillator can be synchronized to an external clock with an external pulldown device. Multiple LM5005 regulators can be synchronized together by connection of their SYNC pins.
6	COMP	0	Output of the internal error amplifier, the loop compensation network must be connected between this pin and the FB pin.
7	FB	I	Feedback signal from the regulated output. This pin is connected to the inverting input of the internal error amplifier. The regulation threshold is 1.225 V.
8	RT	I	Internal oscillator frequency set input. The internal oscillator is set with a single resistor connected between RT and AGND pins. The recommended switching frequency range is 50 kHz to 500 kHz.
9	RAMP	I	Ramp control signal. An external capacitor connected between RAMP and AGND pins sets the ramp slope used for emulated peak current-mode control. Recommended capacitance range is 50 pF to 2 nF.
10	AGND	G	Analog ground. Internal reference for the regulator control functions.
11	SS	I	Soft-start. An external capacitor and an internal 10-μA current source set the ramp rate for the rise of the error amplifier's reference. The SS pin is held low during standby, VCC UVLO and thermal shutdown.
12	OUT	I	Output voltage connection. Connect directly to the regulated output voltage.
13, 14	PGND	G	Power ground. Low-side reference for the integrated PRE switch and the IS current sense resistor.
15, 16	IS	Р	Current sense. Current measurement connection for the freewheeling Schottky diode. An internal sense resistor and a sample-and-hold circuit sense the diode current near the conclusion of the off-time. This current measurement provides the DC level of the emulated current ramp.
17, 18	SW	Р	Switching node. The source terminal of the internal buck switch. Connect the SW pin to the external Schottky diode and to the buck inductor.

(1) G = Ground, I = Input, O = Output, P = Power



Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION			
NO.	NAME	ITPE\/	DESCRIPTION			
19	PRE	Р	Precharge assist for the bootstrap capacitor. Connect this open-drain output to the SW pins to aid charging the bootstrap capacitor during light-load conditions or in applications where the output may be precharged before the LM5005 is enabled. An internal precharge MOSFET is turned on for 250 ns each cycle just prior to the on-time interval of the buck switch.			
20	BST	Р	Boost input for bootstrap capacitor. Connect an external capacitor between the BST and SW pins. A 22-nF ceramic capacitor is recommended. The capacitor is charged from VCC through an internal bootstrap diode during the off-time of the buck switch when the SW-node voltage is low.			
_	EP	Р	Exposed pad. Exposed metal pad on the underside of the device. Connect this pad to the PCB ground plane to assist with heat spreading.			



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
VIN to GND		76	V
BST to GND		90	V
PRE to GND		76	V
SW to GND (steady state)	-1.5	76	V
BST to VCC		76	V
VCC to GND		14	V
BST to SW		14	V
OUT to GND	Limit	ted to V _{VIN}	V
SD, SYNC, SS, FB to GND		7	V
Junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{IN}	Input voltage	7	75	V
I _{OUT}	Output current	0	2.5	Α
T_{J}	Operating junction temperature	-40	125	°C

Recommended Operating Conditions are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.

6.4 Thermal Information

		LM5005	
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	15.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over the –40°C to 125°C junction temperature range. V_{IN} = 48 V and R_T = 32.4 k Ω (unless otherwise noted). (1)

V _{VCC.EXT} VCC LDO mode turnoff 9 V V _{VCC.EX} VCC current limit V _{VCC.EX} = 0 V 20 mA VCC SUPLY VCC SUPLY V D		PARAMETER	TEST CONDITIONS	MIN ⁽²⁾	TYP	MAX ⁽²⁾	UNIT
V _{VCC EXT} VCC LDO mode turnoff y V V _{VCC LO} VCC current limit V _{VCC} = 0 V 20 mA VCC SUPLY VCC UVLO threshold V _{VCC increasing} 5.95 6.35 6.75 V V _{VCC-HYS} VCC undervoltage hysteresis V 1 V V V _{VCC Bias} current, I _{IN} V _{FB} = 1.3 V 5 mA 5 mA Slap Shutdown current, I _{IN} V _{SD} = 0 V 60 100 µA SHUTDOWN THRESHOLDS V _{SD} TH Shutdown threshold 0.5 0.7 0.9 V V _{SD} TH Shutdown hysteresis 0.1 V D 1 1 1 V V D 1 1 <	START-UP I	REGULATOR		•		•	
Voc cut VCC current limit Vuc 0 V 20 mA VCC SUPLY VCC UVLO threshold Vuc increasing 5.95 6.35 6.75 V Vuc VCC UVLO threshold Vuc increasing 5.95 6.35 6.75 V Vuc VCC undervoltage hysteresis 1	V _{VCC-REG}	VCC regulator output		6.85	7.15	7.45	V
VCC SUPPLY V _{VCC-HVS} VCC UVLO threshold V _{VCC-HVS} CV CU undervoltage hysteresis V V _{VCC-HVS} VCC Undervoltage hysteresis 1 V V _{VCC-HVS} Sias current, I _{IN} V _{BB} = 1.3 V 5 mA I _{SD} Shutdown current, I _{IN} V _{SD} = 0 V 60 100 µA SHUTDOWN THRESHOLDS SHUTDOWN THRESHOLDS V VSD-TH Shutdown threshold 0.5 0.7 0.9 V VSpD-TH Shutdown threshold 1.18 1.225 1.27 V VSpD-TH Standby threshold 1.18 1.225 1.27 V VSpD-TH Standby hysteresis 0.1 V V VSpT-TH Standby hysteresis 0.1 V V VSpT-TH Standby hysteresis 0.1 V V SpD-TSD D D ISD D D ISD	V _{VCC-EXT}	VCC LDO mode turnoff			9		V
V _{VCC-UV} VCC UVLO threshold V _{VCC} increasing 5.95 6.35 6.75 V V _{VCC HYS} VCC undervoltage hysteresis 1 V V V _{VCC} Bias current, I _{IN} V _{FB} = 1.3 V 5 mA I _{SD} Shutdown current, I _{IN} V _{SD} = 0 V 60 100 μA SHUTDOWN THRESHOLDS V _{SD-TH} Shutdown threshold 0.5 0.7 0.9 V V _{SD-TH} S Shutdown threshold 1.18 1.225 1.27 V V _{SB-THY} S Standby threshold 1.18 1.225 1.27 V V _{SB-THY} S Standby hysteresis 0.1 V V I _{SD} SD Dullup current source 5 μA BUCK SWITCH BUCK SWITCH BUCK SWITCH 160 320 mΩ V _{SB-TUV} BOOST UVLO Dysteresis 0.56 V V V V V V V V V V Q S A 2.5 A	I _{VCC-CL}	VCC current limit	V _{VCC} = 0 V		20		mA
	VCC SUPPL	.Y					
No	V _{VCC-UV}	VCC UVLO threshold	V _{VCC} increasing	5.95	6.35	6.75	V
Shutdown current, I N	V _{VCC-HYS}	VCC undervoltage hysteresis			1		V
Shutdown current, I _{IN} V _{SD} = 0 V 60 100 μA SHUTDOWN THRESHOLDS	I _{VCC}	Bias current, I _{IN}	V _{FB} = 1.3 V			5	mA
VSD.TH Shutdown threshold 0.5 0.7 0.9 V VSD.HYS Shutdown hysteresis 0.1 V VSBY-TH Standby threshold 1.18 1.225 1.27 V VSBY-HYS Standby hysteresis 0.1 V V ISD SD pullup current source 5 μA BUCK SWITCH BUCK SWITCH 8 U RPS_ON Buck switch, RDS(on) 160 320 mΩ VBST_UV BOOST UVLO 3.8 V VSET_UV-HYS BOOST UVLO hysteresis 0.56 V RPRE Precharge switch, RDS(on) 75 Ω CURRENT LIMIT Isla Cycle-by-cycle current limit RAMP = 0 V 3 3.5 4.25 A TCL.DLY Cycle-by-cycle current limit delay RAMP = 2.5 V 100 ns SOFT-START Iss SS current source 7 10 13 μA OSCILLATOR FSW1 Switching frequency 1 180 20	I _{SD}	Shutdown current, I _{IN}	V _{SD} = 0 V		60	100	μΑ
VSp. HYS Shuldown hysteresis 0.1 V VSp. TH Standby threshold 1.18 1.225 1.27 V VSp. TH Standby hysteresis 0.1 V V V V J V V J V J V V J V J J V V J J J V V J	SHUTDOWN	THRESHOLDS					
VSBY-TH Standby threshold 1.18 1.225 1.27 V VSBY-HYS Standby hysteresis 0.1 V Isp SD pullup current source 5 μA BUCK SWITCH Roson Buck switch, R _{DS(on)} 160 320 mΩ VBST-U-V BOOST UVLO 3.8 V VBST-U-VHYS BOOST UVLO hysteresis 0.56 V RPRE Precharge switch, R _{DS(on)} 75 Ω CURRENT LIMIT Ic_L Cycle-by-cycle current limit RAMP = 0 V 3 3.5 4.25 A T_CLDLY Cycle-by-cycle current limit delay RAMP = 2.5 V 100 ns SOFT-START Iss SS current source 7 10 13 μA OSCILLATOR Fey Switching frequency 1 180 200 220 kHz Feys Switching frequency 2 R _T = 11 kΩ 425 485 525 kHz Reyno-sink	V _{SD-TH}	Shutdown threshold		0.5	0.7	0.9	V
Vasion	V _{SD-HYS}	Shutdown hysteresis			0.1		V
V _{SBY-HYS} Standby hysteresis 0.1 V I _{SD} SD pullup current source 5 μA BUCK SWITCH R _{DS-ON} Buck switch, R _{DS(on)} 160 320 mΩ V _{BST-UV-HYS} BOOST UVLO 3.8 V V _{BST-UV-HYS} BOOST UVLO hysteresis 0.56 V R _{PRE} Precharge switch, R _{DS(on)} 75 Ω CURRENT LIMIT I _{CL} Cycle-by-cycle current limit RAMP = 0 V 3 3.5 4.25 A T _{CL-DLY} Cycle-by-cycle current limit delay RAMP = 2.5 V 100 ns SOFT-START I _{SS} SS current source 7 10 13 μA OSCILLATOR F _{SWI} Switching frequency 1 180 200 220 kHz F _{SW2} Switching frequency 2 R _T = 11 kΩ 425 485 525 kHz R _{SYNC-SINK} SYNC source impedance 160 Ω Ω N _{SYNC-SINK} </td <td>V_{SBY-TH}</td> <td>Standby threshold</td> <td></td> <td>1.18</td> <td>1.225</td> <td>1.27</td> <td>V</td>	V _{SBY-TH}	Standby threshold		1.18	1.225	1.27	V
SD SD pullup current source S μA	V _{SBY-HYS}	Standby hysteresis			0.1		٧
R _{DS-ON} Buck switch, R _{DS(on)} 160 320 mΩ V _{BST-UV} BOOST UVLO 3.8 V V _{BST-UV-HYS} BOOST UVLO hysteresis 0.56 V R _{PRE} Precharge switch, R _{DS(on)} 75 Ω CURRENT LIMIT I _{CL} Cycle-by-cycle current limit RAMP = 0 V 3 3.5 4.25 A T _{CL-DLY} Cycle-by-cycle current limit delay RAMP = 2.5 V 100 ns SOFT-START I _{SS} SS current source 7 10 13 μA OSCILLATOR F _{SW1} Switching frequency 1 180 200 220 kHz F _{SW2} Switching frequency 2 R _T = 11 kΩ 425 485 525 kHz R _{SYNC-SRC} SYNC source impedance 10 kΩ R _{SYNC-SINK} SYNC Sink impedance 160 Ω V _{SYNC-FALL} SYNC frequency 550 kHz T _{SYNC-MAX} SYNC frequency 550	I _{SD}	SD pullup current source			5		μΑ
V _{BST-UV} BOOST UVLO 3.8 V V _{BST-UV-HYS} BOOST UVLO hysteresis 0.56 V R _{PRE} Precharge switch, R _{DS(on)} 75 Ω CURRENT LIMIT IcL Cycle-by-cycle current limit RAMP = 0 V 3 3.5 4.25 A T _{CL-DLY} Cycle-by-cycle current limit delay RAMP = 2.5 V 100 ns SOFT-START Iss SS current source 7 10 13 μA OSCILLATOR F _{SW1} Switching frequency 1 180 200 220 kHz F _{SW2} Switching frequency 2 R _T = 11 kΩ 425 485 525 kHz R _{SYNC-SRC} SYNC source impedance 10 kΩ R _{SYNC-SINK} SYNC sink impedance 160 Ω V _{SYNC-FALL} SYNC threshold (falling) 1.4 V F _{SYNC-MAX} SYNC pulse width minimum 15 ns RAMP GENERATOR V _{IN} = 60 V, V _{OUT} = 10 V	BUCK SWIT	СН		*			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{DS-ON}	Buck switch, R _{DS(on)}			160	320	mΩ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{BST-UV}	BOOST UVLO			3.8		V
CURRENT LIMIT IcL Cycle-by-cycle current limit RAMP = 0 V 3 3.5 4.25 A T _{CL-DLY} Cycle-by-cycle current limit delay RAMP = 2.5 V 100 ns SOFT-START Iss SS current source 7 10 13 μ A OSCILLATOR F _{SW1} Switching frequency 1 180 200 220 kHz F _{SW2} Switching frequency 2 R _T = 11 kΩ 425 485 525 kHz R _{SYNC-SRC} SYNC source impedance 10 kΩ R _{SYNC-SINK} SYNC sink impedance 160 Ω V _{SYNC-FALL} SYNC threshold (falling) 1.4 V V _{SYNC-FALL} SYNC threshold (falling) 1.4 V T _{SYNC-MIN} SYNC pulse width minimum 15 ns RAMP GENERATOR Il _{RAMP1} Ramp current 1 V _{IN} = 60 V, V _{OUT} = 10 V 234 275 316 μ A Il _{RAMP2} Ramp current 2 V _{IN} = 10 V, V _{OUT} = 10 V 20 25 30 μ A	V _{BST-UV-HYS}	BOOST UVLO hysteresis			0.56		V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{PRE}	Precharge switch, R _{DS(on)}			75		Ω
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CURRENT L	IMIT		*			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{CL}	Cycle-by-cycle current limit	RAMP = 0 V	3	3.5	4.25	Α
	T _{CL-DLY}	Cycle-by-cycle current limit delay	RAMP = 2.5 V		100		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SOFT-STAR	т					
$F_{SW1} \text{Switching frequency 1} \qquad \qquad 180 200 220 \text{kHz}$ $F_{SW2} \text{Switching frequency 2} \qquad R_T = 11 \text{ k}\Omega \qquad 425 485 \qquad 525 \text{kHz}$ $R_{SYNC-SRC} \text{SYNC source impedance} \qquad \qquad 10 \qquad \qquad \text{k}\Omega$ $R_{SYNC-SINK} \text{SYNC sink impedance} \qquad \qquad 160 \qquad \Omega$ $V_{SYNC-FALL} \text{SYNC threshold (falling)} \qquad \qquad 1.4 \qquad V$ $F_{SYNC-MAX} \text{SYNC frequency} \qquad \qquad 550 \text{kHz}$ $T_{SYNC-MIN} \text{SYNC pulse width minimum} \qquad \qquad 15 \qquad \qquad \text{ns}$ $RAMP GENERATOR$ $I_{RAMP1} \text{Ramp current 1} \qquad V_{IN} = 60 \text{ V}, V_{OUT} = 10 \text{ V} \qquad 234 \qquad 275 \qquad 316 \qquad \mu \text{A}$ $I_{RAMP2} \text{Ramp current 2} \qquad V_{IN} = 10 \text{ V}, V_{OUT} = 10 \text{ V} \qquad 20 \qquad 25 \qquad 30 \qquad \mu \text{A}$ $PWM COMPARATOR$	I _{SS}	SS current source		7	10	13	μΑ
$F_{SW2} \text{Switching frequency 2} \qquad R_T = 11 \text{ k}\Omega \qquad \qquad 425 \qquad 485 \qquad 525 \qquad \text{kHz}$ $R_{SYNC-SRC} \text{SYNC source impedance} \qquad \qquad 10 \qquad \qquad \text{k}\Omega$ $R_{SYNC-SINK} \text{SYNC sink impedance} \qquad \qquad 160 \qquad \Omega$ $V_{SYNC-FALL} \text{SYNC threshold (falling)} \qquad \qquad 1.4 \qquad V$ $F_{SYNC-MAX} \text{SYNC frequency} \qquad \qquad 550 \qquad \text{kHz}$ $T_{SYNC-MIN} \text{SYNC pulse width minimum} \qquad \qquad 15 \qquad \qquad ns$ $\textbf{RAMP GENERATOR}$ $I_{RAMP1} \text{Ramp current 1} \qquad V_{IN} = 60 \text{ V}, V_{OUT} = 10 \text{ V} \qquad 234 \qquad 275 \qquad 316 \qquad \mu\text{A}$ $I_{RAMP2} \text{Ramp current 2} \qquad V_{IN} = 10 \text{ V}, V_{OUT} = 10 \text{ V} \qquad 20 \qquad 25 \qquad 30 \qquad \mu\text{A}$ $\textbf{PWM COMPARATOR}$	OSCILLATO)R		*			
$F_{SW2} \text{Switching frequency 2} \qquad R_T = 11 \text{ k}\Omega \qquad \qquad 425 \qquad 485 \qquad 525 \qquad \text{kHz}$ $R_{SYNC-SRC} \text{SYNC source impedance} \qquad \qquad 10 \qquad \qquad \text{k}\Omega$ $R_{SYNC-SINK} \text{SYNC sink impedance} \qquad \qquad 160 \qquad \qquad \Omega$ $V_{SYNC-FALL} \text{SYNC threshold (falling)} \qquad \qquad 1.4 \qquad V$ $F_{SYNC-MAX} \text{SYNC frequency} \qquad \qquad 550 \qquad \text{kHz}$ $T_{SYNC-MIN} \text{SYNC pulse width minimum} \qquad \qquad 15 \qquad \qquad \text{ns}$ $\textbf{RAMP GENERATOR}$ $I_{RAMP1} \text{Ramp current 1} \qquad V_{IN} = 60 \text{ V}, V_{OUT} = 10 \text{ V} \qquad 234 \qquad 275 \qquad 316 \qquad \mu\text{A}$ $I_{RAMP2} \text{Ramp current 2} \qquad V_{IN} = 10 \text{ V}, V_{OUT} = 10 \text{ V} \qquad 20 \qquad 25 \qquad 30 \qquad \mu\text{A}$ $\textbf{PWM COMPARATOR}$	F _{SW1}	Switching frequency 1		180	200	220	kHz
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	F _{SW2}	Switching frequency 2	$R_T = 11 \text{ k}\Omega$	425	485	525	kHz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{SYNC-SRC}	SYNC source impedance			10		kΩ
$V_{SYNC\text{-}FALL}$ SYNC threshold (falling) 1.4 V $F_{SYNC\text{-}MAX}$ SYNC frequency 550 kHz $T_{SYNC\text{-}MIN}$ SYNC pulse width minimum 15 ns RAMP GENERATOR I_{RAMP1} Ramp current 1 $V_{IN} = 60 \text{ V}, V_{OUT} = 10 \text{ V}$ 234 275 316 μA I_{RAMP2} Ramp current 2 $V_{IN} = 10 \text{ V}, V_{OUT} = 10 \text{ V}$ 20 25 30 μA PWM COMPARATOR		SYNC sink impedance			160		Ω
F _{SYNC-MAX} SYNC frequency 550 kHz T _{SYNC-MIN} SYNC pulse width minimum 15 ns RAMP GENERATOR I _{RAMP1} Ramp current 1 V _{IN} = 60 V, V _{OUT} = 10 V 234 275 316 μA I _{RAMP2} Ramp current 2 V _{IN} = 10 V, V _{OUT} = 10 V 20 25 30 μA PWM COMPARATOR		SYNC threshold (falling)			1.4		V
$T_{SYNC-MIN}$ SYNC pulse width minimum 15 ns RAMP GENERATOR I_{RAMP1} Ramp current 1 I_{RAMP2} Ramp current 2 I_{RAMP2} Ramp current 2 I_{RAMP3} Ramp current 2 I_{RAMP4} Ramp current 3 I_{RAMP4}	F _{SYNC-MAX}	SYNC frequency				550	kHz
RAMP GENERATOR I _{RAMP1} Ramp current 1 $V_{IN} = 60 \text{ V}, V_{OUT} = 10 \text{ V}$ 234 275 316 μA I _{RAMP2} Ramp current 2 $V_{IN} = 10 \text{ V}, V_{OUT} = 10 \text{ V}$ 20 25 30 μA PWM COMPARATOR	т	SYNC pulse width minimum		15			ns
I_{RAMP2} Ramp current 2 V_{IN} = 10 V, V_{OUT} = 10 V 20 25 30 μ A PWM COMPARATOR		ERATOR	,				
I_{RAMP2} Ramp current 2 V_{IN} = 10 V, V_{OUT} = 10 V 20 25 30 μ A PWM COMPARATOR	I _{RAMP1}	Ramp current 1	V _{IN} = 60 V, V _{OUT} = 10 V	234	275	316	μΑ
PWM COMPARATOR	I _{RAMP2}	Ramp current 2	V _{IN} = 10 V, V _{OUT} = 10 V	20	25	30	μΑ
V _{COMP-OFS} COMP to PWM comparator offset 0.7 V		PARATOR					
	V _{COMP-OFS}	COMP to PWM comparator offset			0.7		V

⁽¹⁾ The junction temperature (T_J in °C) is calculated from the ambient temperature (T_A in °C) and power dissipation (P_D in Watts) as follows: $T_J = T_A + (P_D \times R_{\theta JA})$ where $R_{\theta JA}$ (in °C/W) is the package thermal impedance provided in *Thermal Information*.

⁽²⁾ Minimum and maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).



Electrical Characteristics (continued)

Typical values correspond to $T_J = 25$ °C. Minimum and maximum limits apply over the -40°C to 125°C junction temperature range. V_{IN} = 48 V and R_{T} = 32.4 $\text{k}\Omega$ (unless otherwise noted). $^{(1)}$

	PARAMETER	TEST CONDITIONS	MIN ⁽²⁾	TYP	MAX ⁽²⁾	UNIT
ERROR A	MPLIFIER					
V_{FB}	Feedback voltage	$V_{FB} = V_{COMP}$	1.207	1.225	1.243	V
I _{FB-BIAS}	FB bias current			10		nA
A_{OL}	DC gain			70		dB
I _{COMP}	COMP sink and source current		3			mA
F _{BW}	Unity gain bandwidth			3		MHz
THERMAL	SHUTDOWN	,	·		·	
T _{SD}	Thermal shutdown threshold			165		°C
T _{SD-HYS}	Thermal shutdown hysteresis			25		°C

6.6 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{ON-MIN}	Minimum controllable PWM on-time			80		ns
T _{OFF-MIN}	Forced PWM off-time			500		ns
T _{PRE}	Precharge switch on-time			275		ns

6.7 Typical Characteristics

Unless otherwise specified, $V_{IN} = 48 \text{ V}$ and $V_{OUT} = 5 \text{ V}$ (see *Typical Application* for circuit designs).





Figure 1. Oscillator Frequency vs R_T



 $F_{OSC} = 200 \text{ kHz}$

Figure 2. Oscillator Frequency vs Temperature

Copyright © 2005-2016, Texas Instruments Incorporated Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)

Unless otherwise specified, $V_{IN} = 48 \text{ V}$ and $V_{OUT} = 5 \text{ V}$ (see *Typical Application* for circuit designs).




Figure 3. Soft-Start Current vs Temperature






Figure 4. V_{CC} vs I_{CC}



 $R_L = 7 \text{ k}\Omega$



 $A_{VCL} = 101$

Figure 5. $V_{\rm CC}$ vs $V_{\rm IN}$

Figure 6. Error Amplifier Gain and Phase




Figure 7. LM5005 Evaluation Board Efficiency vs I_{OUT} and V_{IN}




7 Detailed Description

7.1 Overview

The LM5005 high-voltage switching regulator features all of the functions necessary to implement an efficient high-voltage buck regulator using a minimum of external components. This easy-to-use regulator integrates a 75-V N-channel buck switch with an output current capability of 2.5 A. The regulator control method is based on current mode control using an emulated current ramp. Peak current mode control provides inherent line feed-forward, cycle-by-cycle current limiting and simple loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50 kHz to 500 kHz. An oscillator synchronization pin allows multiple LM5005 regulators to self-synchronize or be synchronized to an external clock. The output voltage can be set at or above 1.225 V. Fault protection features include cycle-by-cycle current limiting, thermal shutdown and remote shutdown capability. The device is available in the 20-pin HTSSOP package featuring an exposed pad to aid thermal dissipation.

The LM5005's functional block diagram and typical application are shown in the following section. The LM5005 can be applied in numerous applications to efficiently step down from an unregulated input voltage. The device is well suited for telecom, industrial, and automotive power bus voltage ranges.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 High-Voltage Start-Up Regulator

The LM5005 contains a dual-mode internal high-voltage start-up regulator that provides the VCC bias supply for the PWM controller and bootstrap MOSFET gate driver. The VIN pins can be connected directly to the input voltage, as high as 75 V. For input voltages below 9 V, a low dropout switch connects VCC directly to VIN. In this supply range, VCC is approximately equal to VIN. For input voltages greater than 9 V, the low dropout switch is disabled and the VCC regulator is enabled to maintain VCC at approximately 7 V. The wide operating range of 7 V to 75 V is achieved through the use of this dual-mode regulator.



Feature Description (continued)

The output of the VCC regulator is current limited to 20 mA. Upon power up, the regulator sources current into the capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds the VCC UVLO threshold of 6.3 V and the SD pin is greater than 1.225 V, a soft-start sequence begins. Switching continues until VCC falls below 5.3 V or the SD pin falls below 1.125 V.

An auxiliary supply voltage can be applied to the VCC pin to reduce the IC power dissipation. If the auxiliary voltage is greater than 7.3 V, the internal regulator essentially shuts off, reducing the IC power dissipation. The VCC regulator series pass transistor includes a diode between VCC and VIN that must not be forward biased in normal operation. Therefore the auxiliary VCC voltage must never exceed the VIN voltage.

Take extra care in high-voltage applications to ensure the VIN and PRE pin voltages do not exceed their absolute maximum voltage ratings of 76 V. During line or load transients, voltage ringing on the input bus that exceeds the *Absolute Maximum Ratings* can damage the IC. Careful PC board layout and the use of quality input bypass capacitors placed close to the VIN and PGND pins are essential. See *Layout Guidelines* for more detail.




Figure 8. VIN and VCC Sequencing

7.3.2 Shutdown and Standby

The LM5005 contains a dual-level shutdown (SD) circuit. When the SD pin voltage is below 0.7 V, the regulator is in a low-current shutdown mode. When the SD pin voltage is greater than 0.7 V but less than 1.225 V, the regulator is in standby mode. In standby mode the VCC regulator is active but MOSFET switching is disabled. When the SD pin voltage exceeds 1.225 V, switching is enabled and normal operation begins. An internal $5-\mu$ A pullup current source configures the regulator to be fully operational if the SD pin is left open.

An external voltage divider from VIN to GND can be used to set the operational input range of the regulator. The divider must be designed such that the voltage at the SD pin is greater than 1.225 V when VIN is in the desired operating range. The internal $5-\mu A$ pullup current source must be included in calculations of the external set-point divider. Hysteresis of 0.1 V is included for both the shutdown and standby thresholds. The voltage at the SD pin must never exceed 7 V. When using an external divider, it may be necessary to clamp the SD pin to limit its voltage at high input voltage conditions.

7.3.3 Oscillator and Synchronization Capability

The LM5005 oscillator frequency is set by a single external resistor designated R_T connected between the RT and AGND pins. Place the R_T resistor close to the LM5005's RT and AGND pins. Calculate the resistance of R_T from Equation 1 to set a desired switching frequency, F_{SW} .

$$R_{T} \left[k\Omega \right] = \frac{7407}{F_{SW} \left[kHz \right]} - 4.3 \tag{1}$$

Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated



Feature Description (continued)

The SYNC pin can be used to synchronize the internal oscillator to an external clock. The external clock signal must be of *higher frequency* than the free-running frequency of the LM5005 set by the R_T resistor. A clock circuit with an open-drain output as shown in Figure 9 is the recommended interface to the SYNC pin. The clock pulse duration must be greater than 15 ns.




Figure 9. External Clock Synchronization

Figure 10. Self-Synchronization of Multiple LM5005 Regulators

Multiple LM5005 devices can be synchronized together simply by connecting the SYNC pins together. In this configuration all of the devices are synchronized to the highest frequency device. The diagram in Figure 11 illustrates the SYNC input/output features of the LM5005. The internal oscillator circuit drives the SYNC pin with a strong pulldown and weak pullup inverter. When the SYNC pin is pulled low either by the internal oscillator or an external clock, the ramp cycle of the oscillator is terminated and a new oscillator cycle begins. Thus, if the SYNC pins of several LM5005 IC's are connected together, the IC with the highest internal clock frequency pulls the connected SYNC pins low first and terminates the oscillator ramp cycles of the other IC's. The LM5005 with the highest programmed clock frequency serves as the master and controls the switching frequency of all the devices with lower oscillator frequency.




Figure 11. Simplified Oscillator Block Diagram and SYNC I/O Circuit

Product Folder Links: LM5005

7.3.4 Error Amplifier and PWM Comparator

The internal high-gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference of 1.225 V. The output of the error amplifier is at the COMP pin, allowing the user to connect loop compensation components, generally a type-II network, from COMP to FB as illustrated in the *Functional Block Diagram*. This network creates a pole at unity frequency, a zero, and a noise-attenuating high-frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier's output voltage at the COMP pin.

7.3.5 RAMP Generator

The ramp signal used in the pulse width modulator for current-mode control is typically derived directly from the buck switch current. This switch current corresponds to the positive slope portion of the output inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feedforward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading-edge spike due to circuit parasitics that must be filtered or blanked. Also, the current measurement may introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimum achievable pulse-width. In applications where the input voltage may be relatively large in comparison to the output voltage, controlling small pulse-widths and duty cycles is necessary for regulation. The LM5005 uses a unique ramp generator, which does not actually measure the buck switch current but rather reconstructs the current signal. Reconstructing or emulating the inductor current provides a ramp signal to the PWM comparator that is free of leading-edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements: a sample-and-hold DC level and an emulated current ramp.




Figure 12. Emulated Current-Sense Ramp Waveform

The sample-and-hold DC level illustrated in Figure 12 is derived from a measurement of the current flowing in the freewheeling Schottky diode. Connect the freewheeling diode's anode terminal to the LM5005's IS pin. The diode current flows through an internal current sense resistor between the IS and PGND pins. The voltage level across the sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The diode current sensing and sample-and-hold provide the DC level for the reconstructed current signal. The positive slope inductor current ramp is emulated by an internal voltage-controlled current source and an external capacitor connected between the RAMP and AGND pins. The ramp current source that emulates the inductor current is a function of the input and output voltages given by Equation 2.

$$I_{RAMP} = 5\mu A \cdot (V_{IN} - V_{OUT}) + 25\mu A \tag{2}$$

Proper selection of the RAMP capacitor depends upon the selected output inductance. Select the capacitance of C_{RAMP} using Equation 3.

$$C_{RAMP} = L_F \cdot 10^{-5}$$

where

L_F is the output inductance in Henrys

(3)



With this value, the scale factor of the emulated current ramp is approximately equal to the scale factor of the DC level sample-and-hold (0.5 V/A). Place the C_{RAMP} capacitor close to the LM5005's RAMP and AGND pins.

For duty cycles greater than 50%, peak current-mode control circuits are subject to subharmonic oscillation. Subharmonic oscillation is normally characterized by observing alternating wide and narrow pulses of the switch-node voltage waveform. Adding a fixed-slope voltage ramp (slope compensation) to the current sense signal prevents this oscillation. The 25 μ A of offset current provided from the emulated current source adds some fixed slope to the ramp signal. In some high output voltage and high duty cycle applications, additional slope may be required. In these applications, add a pullup resistor between the VCC and RAMP pins to increase the ramp slope compensation.

For $V_{OUT} > 7.5 \text{ V}$, calculate the optimal slope current with Equation 4.

$$I_{OS} = V_{OUT} \times 5 \,\mu\text{A/V} \tag{4}$$

For example, at $V_{OUT} = 10 \text{ V}$, $I_{OS} = 50 \mu\text{A}$.

Install a resistor from the RAMP pin to VCC using Equation 5.

$$R_{RAMP} = V_{VCC} / (I_{OS} - 25 \,\mu\text{A}) \tag{5}$$




Figure 13. Connection of External Ramp Resistor to VCC when $V_{OUT} > 7.5 \text{ V}$

7.3.6 Current Limit

The LM5005 contains a unique current monitoring scheme for control and overcurrent protection. When set correctly, the emulated current sense signal provides a signal that is proportional to the buck switch current with a scale factor of 0.5 V/A. The emulated ramp signal is applied to the current limit comparator. If the emulated ramp signal exceeds 1.75 V (3.5 A), the present cycle is terminated (cycle-by-cycle current limiting). In applications with small output inductance and high input voltage, the switch current may overshoot due to the propagation delay of the current limit comparator. If an overshoot must occur, the diode current sampling circuit detects the excess inductor current during the off-time of the buck switch. If the sample-and-hold DC level exceeds the 1.75-V current limit threshold, the buck switch is disabled and skip pulses until the diode current sampling circuit detects that the inductor current has decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation, because the inductor current is forced to decay following any current overshoot.

7.3.7 Soft-Start Capability

The soft-start feature prevents inrush current impacting the LM5005 regulator and the input supply when power is first applied. Output voltage soft-start is achieved by slowly ramping up the target regulation voltage when the device is first enabled or powered up. The internal soft-start current source of 10 µA gradually increases the voltage of an external soft-start capacitor connected to the SS pin. The soft-start capacitor voltage is connected to the noninverting input of the error amplifier. Various sequencing and tracking schemes can be implemented using external circuits that limit or clamp the voltage level of the SS pin.



In the event a fault is detected, including overtemperature, VCC UVLO or shutdown, the soft-start capacitor is discharged. When the fault condition is no longer present, a new soft-start sequence commences.

7.3.8 MOSFET Gate Driver

The LM5005 integrates an N-channel high-side MOSFET and associated floating high-voltage gate driver. This gate driver circuit works in conjunction with an internal bootstrap diode and an external bootstrap capacitor. A 22-nF ceramic capacitor, connected with short traces between the BST and SW pins, is recommended. During the off time of the buck switch, the SW voltage is approximately –0.5 V and the bootstrap capacitor is charged from VCC through the internal bootstrap diode. When operating at a high PWM duty cycle, the buck switch is forced off each cycle for 500 ns to ensure that the bootstrap capacitor is recharged.

Under light-load conditions or when the output voltage is precharged, the SW voltage may not remain low during the off-time of the buck switch. If the inductor current falls to zero and the SW voltage rises, the bootstrap capacitor may not have sufficient voltage to operate the buck switch gate driver. For these applications, connect the PRE pin to the SW pins to precharge the bootstrap capacitor. The internal precharge MOSFET and diode connected between the PRE and PGND pins turns on each cycle for 250 ns just prior to the onset of a new switching cycle. If the SW pin is at a normal negative voltage level (continuous conduction mode), then no current flows through the precharge MOSFET and diode.

7.4 Device Functional Modes

7.4.1 Shutdown Mode

The SD pin provides ON and OFF control for the LM5005. When V_{SD} is below approximately 0.6 V, the device is in shutdown mode. Both the internal LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 60 μ A at V_{IN} = 48 V. The LM5005 also employs VCC bias rail undervoltage protection. If the VCC bias supply voltage is below its UV threshold, the regulator remains off.

7.4.2 Standby Mode

The bias supply subregulator has a lower enable threshold than the regulator itself. When V_{SD} is above 0.6 V and below the standby threshold (1.225 V typically), the VCC supply is on and regulating. Switching action and output voltage regulation are not enabled until V_{SD} rises above the standby threshold.

7.4.3 Light-Load Operation

The LM5005 maintains high efficiency when operating at light loads. Whenever the load current is reduced to a level less than half the peak-to-peak inductor ripple current, the device enters discontinuous conduction mode (DCM). Calculate the critical conduction boundary using Equation 6.

$$I_{\text{BOUNDARY}} = \frac{\Delta I_{\text{L}}}{2} = \frac{V_{\text{OUT}} \cdot (1 - D)}{2 \cdot L_{\text{F}} \cdot F_{\text{SW}}}$$
(6)

When the inductor current reaches zero, the SW node becomes high impedance. Resonant ringing occurs at SW as a result of the LC tank circuit formed by the buck inductor and the parasitic capacitance at the SW node. At light loads, typically below 100 mA, several pulses may be skipped in between switching cycles, effectively reducing the switching frequency and further improving light-load efficiency.

7.4.4 Thermal Shutdown Protection

Internal thermal shutdown circuitry is provided to protect the regulator in the event that the maximum junction temperature is exceeded. When activated, typically at 165°C, the regulator is forced into a low power reset state, disabling the output driver and the bias regulator. This feature is provided to prevent catastrophic failures from accidental device overheating.

Product Folder Links: *LM5005*

Copyright © 2005-2016, Texas Instruments Incorporated



8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Reducing Bias Power Dissipation


The LM5005 is a wide input voltage range buck regulator with a maximum output current of 2.5 A. In general, buck regulators operating at high input voltage can dissipate a significant amount of bias power. The VCC regulator must step-down the input voltage to a nominal V_{CC} level of 7 V. A large voltage drop across the VCC regulator implies a large power dissipation in the LM5005. There are several techniques that can significantly reduce this bias regulator power dissipation.

Figure 14 and Figure 15 depict two methods to bias the IC from the output voltage. In each case the internal VCC regulator is used to initially bias the VCC rail. After the output voltage is established, the voltage at VCC is raised above the nominal 7-V regulation level, which effectively disables the internal VCC regulator. The voltage applied to the VCC pin must never exceed 14 V. The voltage at the VCC pin must not exceed the input voltage, $V_{\rm IN}$.



Copyright © 2016, Texas Instruments Incorporated

Figure 14. VCC Bias From the Output Voltage for 8 V < V_{OUT} < 14 V



Copyright © 2016, Texas Instruments Incorporated

Figure 15. VCC Bias Using an Additional Winding on the Buck Inductor




Application Information (continued)

Given the increased gate drive capability with a higher VCC voltage, use a resistor R_{BST} of 5 Ω to 10 Ω in series with the bootstrap capacitor to reduce the turnon speed of the power MOSFET and curtail SW node voltage overshoot and ringing.

8.1.2 Input Voltage UVLO Protection

The SD input supports adjustable input voltage undervoltage lockout (UVLO) with hysteresis for application specific power-up and power-down requirements. SD connects to a comparator-based input referenced to a 1.225-V bandgap voltage with 100-mV hysteresis. An external logic signal can be used to drive the SD input to toggle the output ON and OFF and for system sequencing or protection.



Copyright © 2016, Texas Instruments Incorporated

Figure 16. Programmable Input Voltage UVLO With Hysteresis

If the SD pin is not used, it can be left open circuit as it is pulled high by an internal $5-\mu A$ current source. This allows self-start-up of the LM5005 when VCC is within its valid operating range above its UVLO threshold. However, many applications benefit from using a resistor divider R_{UV1} and R_{UV2} as shown in Figure 16 to establish a precision input voltage UVLO level.

Given $V_{IN(on)}$ and $V_{IN(off)}$ as the input voltage turnon and turnoff thresholds, respectively, select the UVLO resistors using Equation 7 and Equation 8.

$$R_{UV1} = \frac{V_{IN(off)} \cdot \frac{1.225V}{1.125V} - V_{IN(on)}}{5\mu A}$$
(7)
$$R_{UV2} = R_{UV1} \cdot \frac{1.225V}{V_{IN(on)} - 1.225V + 5\mu A \cdot R_{UV1}}$$
(8)


An optional capacitor C_{UV} in parallel with R_{UV2} provides filtering for the divider. If the input UVLO level is set at a low input voltage, it is possible that the maximum SD pin voltage of 7 V could be exceeded at the higher end of the input voltage operating range. In this case, use a small 6.2-V Zener diode clamp from SD to AGND such that the maximum SD operating voltage is never exceeded.



8.2 Typical Application

The following design procedure assists with component selection for the LM5005. Alternately, the WEBENCH® Design Tool is available to generate a complete design. With access to a comprehensive component database, this online tool uses an iterative design procedure to create an optimized design, allowing the user to experiment with various design options.

The schematic diagram of a 5-V, 2.5-A regulator with an input voltage range is 7 V to 75 V is given in Figure 17. The free-running switching frequency (with the SYNC pin open circuit) is 300 kHz. In terms of control loop performance, the target loop crossover frequency is 20 kHz with a phase margin in excess of 55°.



Copyright © 2016, Texas Instruments Incorporated

Figure 17. LM5005 Circuit Schematic

8.2.1 Design Requirements

An example of the step-by-step procedure to generate power stage and compensation component values using the typical application setup of Figure 17 is given below.

The circuit shown in Figure 17 is configured for the following specifications:

- $V_{IN} = 7 \text{ V to } 75 \text{ V}$
- V_{OUT} = 5 V
- $I_{OUT(max)} = 2.5 A$
- $F_{SW} = 300 \text{ kHz}$
- Minimum load current for CCM = 250 mA
- Line and load regulation less than 1% and 0.1%, respectively

The Bill of Materials for this design is listed in Table 1.

8.2.2 Detailed Design Procedure

8.2.2.1 Frequency Set Resistor (R_T)

Resistor R_T sets the switching frequency. Generally, higher frequency applications are smaller but have higher losses. A switching frequency of 300 kHz is selected in this example as a reasonable compromise for small solution size and high efficiency. Calculate the resistance of R_T for a 300-kHz switching frequency with Equation 9.



$$R_{T} \left[k\Omega \right] = \frac{7407}{F_{SW} \left[kHz \right]} - 4.3 \tag{9}$$

Choose the nearest standard resistor value of 20.5 k Ω for R_T.

8.2.2.2 Inductor (L_F)

The inductance is determined based on the switching frequency, load current, inductor ripple current, and the minimum and maximum input voltages designated $V_{IN(min)}$ and $V_{IN(max)}$, respectively.




Figure 18. Inductor Current Waveform

To keep the converter operating in CCM, the maximum inductor ripple current ΔI_L must be less than twice the minimum load current, or 0.5-A peak-to-peak. Using this value of ripple current, calculate the inductance using Equation 10.

$$L_{F} = \frac{V_{OUT} \cdot \left(V_{IN(max)} - V_{OUT}\right)}{\Delta I_{L} \cdot F_{SW} \cdot V_{IN(max)}} = \frac{5V \cdot \left(75V - 5V\right)}{0.5A \cdot 300 \, kHz \cdot 75V} = 31 \, \mu H \tag{10}$$

Use the nearest standard value of 33 μ H. An alternative method is to choose an inductance that gives an inductor ripple current of 30% to 50% of the rated full load current at the nominal input voltage.

Note that the inductor must be rated for the peak inductor current, denoted as I_{PEAK} in Figure 18, to prevent saturation. During normal loading conditions, the peak inductor current corresponds to maximum load current plus half the maximum peak-to-peak ripple current. The peak inductor current during an overload condition is limited to 3.5 A nominal (4.25 A maximum). The selected inductor in this design example (see Table 1) has a conservative 6.2-A saturation current rating. The saturation current is defined by this inductor manufacturer as the current required for the inductance to reduce by 30% at 20°C.

8.2.2.3 Ramp Capacitor (C_{RAMP})

With the inductor selected, calculate the value of C_{RAMP} necessary for the emulation ramp circuit using Equation 11.

$$C_{RAMP}[pF] = 10 \cdot L_{F}[\mu H]$$
(11)

With L_F selected as 33 μH, the recommended C_{RAMP} is 330 pF. Use a capacitor with NP0 or C0G dielectric.

8.2.2.4 Output Capacitors (C_{OUT})

The output capacitor filters the inductor ripple current and provides a source of charge for transient load conditions. A wide range of output capacitors may be used with the LM5005 that provide various advantages. The best performance is typically obtained using ceramic or polymer electrolytic type components. Typical trade-offs are that the ceramic capacitor provides extremely low ESR to reduce the output ripple voltage and noise spikes, while electrolytic capacitors provide a large bulk capacitance in a small volume for transient loading conditions.

When selecting an output capacitor, the two performance characteristics to consider are the output voltage ripple and load transient response. Approximate the output voltage ripple with Equation 12.



$$\Delta V_{\text{OUT}} = \Delta I_{L} \sqrt{R_{\text{ESR}}^{2} + \left(\frac{1}{8 \cdot F_{\text{SW}} \cdot C_{\text{OUT}}}\right)^{2}}$$

where

- ΔV_{OUT} is the peak-to-peak output voltage ripple
- · R_{ESR} is the effective series resistance (ESR) of the output capacitor
- F_{SW} is the switching frequency
- C_{OUT} is the effective output capacitance

(12)

(13)

The amount of output voltage ripple is application specific. A general recommendation is to keep the output ripple less than 1% of the rated output voltage.

Bear in mind that ceramic capacitors are sometimes preferred because they have low ESR. However, depending on package and voltage rating of the capacitor, the effective in-circuit capacitance can drop significantly with applied voltage. The output capacitor selection also affects the output voltage droop during a load transient. The peak deviation of the output voltage during a load transient is dependent on many factors. An approximation of the transient dip ignoring loop bandwidth is obtained using Equation 13:

$$V_{\text{DROOP}} = \Delta I_{\text{OUT-STEP}} \cdot R_{\text{ESR}} + \frac{L_{\text{F}} \cdot \Delta I_{\text{OUT-STEP}}^{\phantom{\text{OUT}} 2}}{C_{\text{OUT}} \cdot \left(V_{\text{IN}} - V_{\text{OUT}}\right)}$$

where

- · C_{OUT} is the minimum required output capacitance
- L_F is the buck filter inductance
- V_{DROOP} is the output voltage deviation ignoring loop bandwidth considerations
- $\Delta I_{OUT-STEP}$ is the load step change
- R_{ESR} is the output capacitor ESR
- V_{IN} is the input voltage
- V_{OUT} is the output voltage setpoint

A 22- μ F, 16-V ceramic capacitor with X7R dielectric and 1210 footprint and a 150- μ F, 6.3-V polymer electrolytic capacitor are selected here based on a review of each capacitor's tolerance and voltage coefficient to meet output ripple specification. The ceramic capacitor provides ultra-low ESR to reduce the output ripple voltage and noise spikes, while the electrolytic capacitor provides a large bulk capacitance in a small volume for transient loading conditions.

8.2.2.5 Schottky Diode (D_F)

A Schottky type freewheeling diode is required for all LM5005 applications. Select the diode's reverse breakdown rating for the maximum V_{IN} plus some safety margin. Ultra-fast diodes are not recommended and may result in damage to the regulator due to reverse recovery current transients. The near ideal reverse recovery characteristics and low forward voltage drop of a Schottky diode are particularly important diode characteristics for high input voltage and low output voltage applications common to the LM5005.

The reverse recovery characteristic determines how long the current surge lasts each cycle when the buck switch is turned on. The benign reverse recovery characteristics of a Schottky diode minimizes the peak instantaneous power in the buck switch occurring during turnon each cycle, and the resulting switching losses of the buck switch are significantly reduced.

The diode's forward voltage drop has a significant impact on the conversion efficiency, especially for applications with a low output voltage. Rated current for diodes vary widely from various manufactures. The worst case is to assume a short-circuit load condition. In this case the diode conducts the output current almost continuously. For the LM5005 this current can be as high as 3.5 A. Assuming a worst-case 1-V drop across the diode, the maximum diode power dissipation can be as high as 3.5 W. For this design example, a 100-V, 6-A Schottky in a DPAK package is selected.



8.2.2.6 Input Capacitors (C_{IN})

The regulator supply voltage has a large source impedance at the switching frequency. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the on-time. When the buck switch turns on, the current into the VIN pins steps to the lower peak of the inductor current waveform, ramps up to the peak value, then drops to zero at turnoff. The average current into VIN during the on-time is the load current. The input capacitance must be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating necessary is I_{RMS} > I_{OUT} / 2.

Select ceramic capacitors with a low ESR for the input filter. To allow for capacitor tolerances and voltage derating effects, two 2.2-µF, 100-V ceramic capacitors are used. If step input voltage transients are expected near the maximum rating of the LM5005, a careful evaluation of ringing and possible spikes at the VIN pin id required. An additional damping network, snubber circuit or input voltage clamp may be required in these cases.

8.2.2.7 VCC Capacitor (C_{VCC})

The capacitor at the VCC pin provides noise filtering and stability for the VCC regulator. The recommended value of C_{VCC} is 0.47 μF and must be a low-ESR ceramic capacitor of X7R dielectric rated for at least 16 V.

8.2.2.8 Bootstrap Capacitor (C_{BST})

The bootstrap capacitor connected between the BST and SW pins supplies the gate current to charge the buck switch gate at turnon. The recommended value of C_{BST} is 22 nF. Choose a low ESR ceramic capacitor with X7R dielectric rated for at least 16 V.

8.2.2.9 Soft Start Capacitor (CSS)

The capacitor connected to the SS pin determines the soft-start time, or the time for the reference voltage and the output voltage to reach their final regulated values. If tss is the required soft-start time, calculate the soft-start capacitance using Equation 14 or more simply with Equation 15.

$$C_{SS} = \frac{t_{SS} \cdot I_{SS}}{V_{REF}} = \frac{t_{SS} \cdot 10 \,\mu\text{A}}{1.225 \,\text{V}} \tag{14}$$

$$C_{SS}[nF] = 8.16 \cdot t_{SS}[ms]$$
 (15)

Choose a C_{SS} of 10 nF corresponding to a soft-start time of 1.2 ms for this application.

8.2.2.10 Feedback Resistors (R_{FB1} and R_{FB2})

Resistors R_{FB1} and R_{FB2} establish the output voltage setpoint. Based on a selected value for the lower feedback resistor R_{FB2}, calculate the upper feedback resistor R_{FB1} from Equation 16.

$$R_{FB1} = \frac{V_{OUT} - 1.225V}{1.225V} \cdot R_{FB2}$$
 (16)

In general, a good starting point for R_{FB2} is in the range of 1 k Ω to 10 k Ω . Resistances of 5.11 k Ω and 1.65 k Ω are selected for R_{FB1} and R_{FB2} (respectively) to achieve a 5-V output setpoint for this design example.

8.2.2.11 RC Snubber (R_S and C_S)

A snubber network across the power diode reduces ringing and spikes at the switching node. Excessive ringing and spikes can cause erratic operation and couple spikes and noise to the output. Ultimately, excessive spikes beyond the rating of the LM5005 or the freewheeling diode can damage these devices. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure the lead lengths for the snubber connections are short. For the current levels typical of the LM5005 converter, a snubber resistance R_S between 2 Ω and 10 Ω is adequate. Increasing the value of the snubber capacitor results in more damping but higher losses. Select a minimum value of C_S that provides adequate damping of the SW voltage waveform at full load (see PCB Layout for EMI Reduction for more details).



8.2.2.12 Compensation Components (R_{C1} , C_{C1} , C_{C2})

These components configure the error amplifier gain characteristics to accomplish a stable overall loop gain. One advantage of current-mode control is the ability to close the loop with only two feedback components, R_{C1} and C_{C1} . The overall loop gain is the product of the modulator gain and the error amplifier gain. The DC modulator gain of the LM5005 is calculated with Equation 17.

$$GAIN_{MOD-DC} = G_{m(MOD)} \cdot R_{LOAD} = 2 \cdot R_{LOAD}$$
(17)

The dominant low-frequency pole of the modulator is determined by the load resistance, R_{LOAD} , and the output capacitance, C_{OUT} . Calculate the corner frequency of this pole with Equation 18.

$$f_{p(MOD)} = \frac{1}{2\pi \cdot R_{LOAD} \cdot C_{OUT}}$$
(18)

For R_{LOAD} = 5 Ω and C_{OUT} = 177 $\mu F,$ then $f_{p(MOD)}$ = 180 Hz

$$GAIN_{MOD-DC} = 2 \text{ A/V} \times 5 \Omega = 10 = 20 \text{ dB}$$

For this design example given $R_{LOAD} = 5~\Omega$ and $C_{OUT} = 177~\mu F$, Figure 19 shows the experimentally measured modulator gain versus frequency characteristic.




Figure 19. PWM Modulator Gain and Phase Plot


Components R_{C1} and C_{C1} configure the error amplifier as a Type-II configuration, giving a pole at the origin and a zero at $f_Z = 1 / (2\pi R_{C1} C_{C1})$. The error amplifier zero cancels the modulator pole leaving a single pole response at the crossover frequency of the loop gain. A single pole response at the crossover frequency yields a stable loop with 90° of phase margin.

For the design example, select a target loop bandwidth (crossover frequency) of 20 kHz. Place the compensator zero frequency, f_Z , an order of magnitude less than the target crossover frequency. This constrains the product of R_{C1} and C_{C1} for a desired compensation network zero frequency to be less than 2 kHz. Increasing R_{C1} while proportionally decreasing C_{C1} increases the error amp gain. Conversely, decreasing R_{C1} while proportionally increasing C_{C1} , decreases the error amp gain. Select R_{C1} of 49.9 k Ω and C_{C1} of 10 nF. These values configure the compensation network zero at 320 Hz. The compensator gain at frequencies greater than f_Z is R_{C1} / R_{FB1} , which is approximately 20 dB.

Copyright © 2005–2016, Texas Instruments Incorporated



The compensator's bode plot is shown by Figure 20. The overall loop is predicted as the sum (in dB) of the modulator gain and the compensator gain as shown in Figure 21.






Figure 20. Compensator Gain and Phase Plot

Figure 21. Overall Loop Gain and Phase Plot

If a network analyzer is available, measure the modulator gain and configure the compensator gain for the desired loop transfer function. If a network analyzer is not available, design the error amplifier's compensation components using the guidelines provided. Perform step-load transient tests to verify acceptable performance. The step load goal is minimum overshoot with a damped response. Add a capacitor C_{C2} to the compensation network to decrease noise susceptibility of the error amplifier. The value of C_{C2} must be sufficiently small, because the addition of this capacitor adds a pole in the compensator transfer function. This pole must be well beyond the loop crossover frequency. A good approximation of the location of the pole added by C_{C2} is Equation 19

$$f_{p2} = f_Z \times C_{C1} / C_{C2}$$
 (19)

An alternative method to decrease the error amplifier noise susceptibility is to connect a capacitor from COMP to AGND. When using this method, the capacitance of C_{C2} must not exceed 100 pF.



8.2.2.13 Bill of Materials

Table 1 lists the bill of materials for the design example.


Table 1. LM5005 Buck Regulator Bill of Materials (1), V_{OUT} = 5 V, I_{OUT} = 2.5 A


REF DES	DESCRIPTION	VENDOR	PART NUMBER	QUANTITY
C _{IN1} , C _{IN2}	CAPACITOR, CER, 2.2 μF, 100 V, X7R, 1210	TDK	C3225X7R2A225M	2
C _{OUT1}	CAPACITOR, SP, 150 $\mu\text{F},6.3$ V, 12 $\text{m}\Omega$	Panasonic	EEFHE0J151R	1
C _{OUT2}	CAPACITOR, CER, 22 μ F, 16 V, X7R, 1210	TDK	C3225X7R1C226M	1
Cs	CAPACITOR, CER, 330 pF, 100 V, 0603	Kemet	C0603C331G1GAC	1
C _{C1} , C _{SS}	CAPACITOR, CER, 10 nF, 100 V, 0603	TDK	C1608X7R2A103K	2
C _{BST}	CAPACITOR, CER, 22 nF, 100 V, 0603	TDK	C1608X7R2A223K	1
C _{VCC}	CAPACITOR, CER, 0.47 μF, 16 V, 0604	TDK	C1608X7R1C474M	1
C _{RAMP}	CAPACITOR, CER, 330 pF, 100 V, 0603	Kemet	C0603C331G1GAC	1
	DIODE, 100 V, 6 A, Schottky, DPAK	Central Semi	CSHD6-100C	4
D_F	DIODE, 100 V, 6 A, Schottky (alternative)	IR	6CWQ10FN	l l
L _F	INDUCTOR, 33 μ H, I _{SAT} 6.22 A, DCR 60 m Ω	Coiltronics/Eaton	DR127-330-R	1
R _T	RESISTOR, 20.5 kΩ, 0603	Vishay Dale	CRCW06032052F	1
R _{C1}	RESISTOR, 49.9 kΩ, 0603	Vishay Dale	CRCW06034992F	1
R _{FB1}	RESISTOR, 5.11 kΩ, 0603	Vishay Dale	CRCW06035111F	1
R _{FB2}	RESISTOR, 1.65 kΩ, 0603	Vishay Dale	CRCW06031651F	1
R_S	RESISTOR, 10 Ω, 1 W, 1206	Vishay Dale	CRCW1206100J	1
U ₁	Wide VIN Regulator, 75 V, 2.5 A	Texas Instruments	LM5005	1

⁽¹⁾ See Third-Party Products Disclaimer.


8.2.3 Application Curves

Converter efficiency and performance waveforms are shown from Figure 22 to Figure 32. Unless indicated otherwise, all waveforms are taken at $V_{IN} = 48 \text{ V}$.
















9 Power Supply Recommendations

The LM5005 converter is designed to operate from a wide input voltage range from 7 V to 75 V. The characteristics of the input supply must be compatible with the *Absolute Maximum Ratings* and *Recommended Operating Conditions*. In addition, the input supply must be capable of delivering the required input current to the fully-loaded regulator. Estimate the average input current with Equation 20.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$

where

If the converter is connected to an input supply through long wires or PCB traces with large impedance, special care is required to achieve stable performance. The parasitic inductance and resistance of the input cables may have an adverse affect on converter operation. The parasitic inductance in combination with the low ESR ceramic input capacitors form an underdamped resonant circuit. This circuit can cause overvoltage transients at VIN each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the regulator is operating close to the minimum input voltage, this dip can cause false UVLO fault triggering and a system reset. The best way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. A capacitance in the range of 10 μ F to 47 μ F is usually sufficient to provide input damping and helps to hold the input voltage steady during large load transients.

An EMI input filter is often used in front of the regulator that, unless carefully designed, can lead to instability as well as some of the effects mentioned above. The user's guide *Simple Success with Conducted EMI for DC-DC Converters* (SNVA489) provides helpful suggestions when designing an input filter for any switching regulator.

10 Layout

10.1 Layout Guidelines

PC board layout is an important and critical part of any DC-DC converter design. The performance of any switching converter depends as much upon the layout of the PCB as the component selection. Poor layout disrupts the performance of a switching converter and surrounding circuitry by contributing to EMI, ground bounce, conduction loss in the traces, and thermal problems. Erroneous signals can reach the DC-DC converter, possibly resulting in poor regulation or instability. There are several paths that conduct high slew-rate currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise and EMI or degrade the power-supply performance.

The following guidelines serve to help users to design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- 1. In a buck regulator there are two critical current conduction loops. The first loop starts from the input capacitors to the LM5005's VIN pins, to the SW pin, to the inductor and then out to the load. The second loop starts from the output capacitors' return terminals, to the LM5005's PGND pins, to the IS pins, to the freewheeling diode's anode, to the inductor and then out to the load. Minimizing the effective area of these two loops reduces the stray inductance and minimizes noise and possible erratic operation.
- 2. Place the input capacitors close to the LM5005's VIN pins and exposed pad that is connected to PGND pins. Place the inductor as close as possible to the SW pins and output capacitors. As described further in PCB Layout for EMI Reduction, this placement serves to minimize the area of switching current loops and reduce the resistive loss of the high current path. Ideally, use a ground plane on the top layer that connects the PGND pins, the exposed pad of the device, and the return terminals of the input and output capacitors. For more details, see the board layout detailed in LM5005 EVM user's guide AN-1748 LM5005 Evaluation Board (SNVA298).
- 3. Minimize the copper area of the switch node. Route the two SW pins on a single top-layer plane to the inductor terminal using a wide trace to minimize conduction loss. The inductor can be placed on the bottom side of the PCB relative to the LM5005, but take care to avoid any coupling of the inductor's magnetic field to sensitive feedback or compensation traces.
- 4. Use a solid ground plane on layer two of the PCB, particularly underneath the LM5005 and power stage

Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated



Layout Guidelines (continued)

components. This plane functions as a noise shield and also as a heat dissipation path.

- 5. Make input and output power bus connections as wide and short as possible to reduce voltage drops on the input and output of the converter and to improve efficiency. Use copper planes on top to connect the multiple VIN pins and PGND pins together.
- 6. Provide enough PCB area for proper heat-sinking. As stated in *Thermal Design*, use enough copper area to ensure a low R_{0JA} commensurate with the maximum load current and ambient temperature. Make the top and bottom PCB layers with two ounce copper thickness and no less than one ounce. Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers as recommended, connect these thermal vias to the inner layer heat-spreading ground planes.
- 7. Route the sense trace from the VOUT point of regulation to the feedback resistors away from the SW pins and inductor to avoid contaminating this feedback signal with switching noise. This routing is most important when high resistances are used to set the output voltage. Routing the feedback trace on a different layer than the inductor and SW node trace is recommended such that a ground plane exists between the sense trace and inductor or SW node polygon to provide further cancellation of EMI on the feedback trace.
- 8. If voltage accuracy at the load is important, ensure that the feedback voltage sense is made directly at the load terminals. Doing so corrects for voltage drops in the PCB planes and traces and provides optimal output voltage set-point accuracy and load regulation. Place the feedback resistor divider closer to the FB pin, rather than close to the load, because the FB node is the input to the error amplifier and is thus noise sensitive.
- 9. COMP is a also noise-sensitive node. Place the compensation components as close as possible to the FB and COMP pins.
- 10. Place the components for R_T, C_{SS}, C_{RAMP} and C_{VCC} close to their respective pins. Connect all of the signal components' ground return connections directly to the LM5005's AGND pin. Connect the AGND and PGND pins together at the LM5005's exposed pad using the topside copper area covering the entire underside of the device. Connect several vias within this underside copper area to the PCB's internal ground plane.
- 11. See *Related Documentation* for additional important guidelines.

10.1.1 PCB Layout for EMI Reduction

Radiated EMI generated by high slew-rate current edges relates to pulsating currents in switching converters. The larger area covered by the path of a pulsing current, the more electromagnetic emission is generated. The key to reducing radiated EMI is to identify the pulsing current path and minimize the area of that path.

The important high-frequency switching power loop (or *hot* loop) of the LM5005 power stage is denoted in blue in Figure 34. The topological architecture of a buck converter means that particularly high di/dt current exists in this loop as current commutates between the externally-connected Schottky diode and the integrated high-side MOSFET during switching transitions. As such, it becomes mandatory to minimize this effective loop area, with an eye to reducing the layout-induced parasitic or stray inductances that cause excessive SW voltage overshoot and ringing, noise and ground bounce.

In general, MOSFET switching behavior and the consequences for waveform ringing, power dissipation, device stress and EMI are correlated with the parasitic inductances of the power loop. It follows that the cumulative benefits of reducing the switching loop area are increased reliability and robustness owing to lower power MOSFET voltage and current stress, increased margin for input voltage transients, and easier EMI filtering (particularly in the more challenging high-frequency band above 30 MHz).

Layout Guidelines (continued)




Figure 34. LM5005 Power Stage Circuit Switching Loops

High-frequency ceramic bypass capacitors at the input side provide the primary path for the high di/dt components of the pulsing current. Position low-ESL ceramic bypass capacitors with low-inductance, short trace routes to the VIN and PGND pins. Keep the SW trace connecting to the inductor as short as possible, and just wide enough to carry the load current without excessive heating. Use short, thick traces or copper polygon pours (shapes) for current conduction paths to minimize parasitic resistance. Place the output capacitors close to the VOUT side of the inductor and route the return connection using GND plane copper back to the PGND pins and the exposed pad of the LM5005.

10.1.2 Thermal Design

As with any power conversion device, the LM5005 dissipates internal power while operating. The effect of this power dissipation is to raise the internal junction temperature of the LM5005 above ambient. The junction temperature (T_J) is a function of the ambient temperature (T_A) , the power dissipation (P_D) and the effective thermal resistance of the device and PCB combination $(R_{\theta JA})$. The maximum operating junction temperature for the LM5005 is 125°C, thus establishing a limit on the maximum device power dissipation and therefore the load current at high ambient temperatures. Equation 21 and Equation 22 show the relationships between these parameters.

$$P_{D} = P_{OUT} \cdot \left(\frac{1-\eta}{\eta}\right) - V_{F} \cdot I_{OUT} \cdot (1-D) - I_{OUT}^{2} \cdot R_{DCR} \cdot 1.5$$
(21)

$$\mathsf{T}_{\mathsf{J}} = \mathsf{P}_{\mathsf{D}} \cdot \mathsf{\theta}_{\mathsf{JA}} + \mathsf{T}_{\mathsf{A}} \tag{22}$$

An approximation for the inductor power loss in Equation 21 includes a factor of 1.5 for the core losses. Also, if a snubber is used, estimate its power loss by observation of the resistor voltage drop at both turnon and turnoff switching transitions.

High ambient temperatures and large values of $R_{\theta JA}$ reduce the maximum available output current. If the junction temperature exceeds 165°C, the LM5005 cycles in and out of thermal shutdown. Thermal shutdown may be a sign of inadequate heat-sinking or excessive power dissipation. Improve PCB heat-sinking by using more thermal vias, a larger board, or more heat-spreading layers within that board.



Layout Guidelines (continued)

As stated in Semiconductor and IC Package Thermal Metrics (SPRA953), the values given in Thermal Information are not always valid for design purposes to estimate the thermal performance of the application. The values reported in this table are measured under a specific set of conditions that are seldom obtained in an actual application. The effective $R_{\theta JA}$ is a critical parameter and depends on many factors (such as power dissipation, air temperature, PCB area, copper heat-sink area, number of thermal vias under the package, air flow, and adjacent component placement). The LM5005's exposed pad has a direct thermal connection to PGND. This pad must be soldered directly to the PCB copper ground plane to provide an effective heat-sink and proper electrical connection. Use the documents listed in Documentation Support as a guide for optimized thermal PCB design and estimating $R_{\theta JA}$ for a given application environment.

10.1.3 Ground Plane Design

As mentioned previously, using one of the inner PCB layers as a solid ground plane is recommended. A ground plane offers shielding for sensitive circuits and traces and also provides a quiet reference potential for the control circuitry. Connect the PGND pins to the system ground plane using an array of vias under the LM5005's exposed pad. Also connect the PGND pins directly to the return terminals of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce because of load current variations. The power traces for PGND, VIN, and SW can be restricted to one side of the ground plane. The other side of the ground plane contains much less noise and is ideal for sensitive analog trace routes.

10.2 Layout Example




Figure 35. Component Side

Layout Example (continued)




Figure 36. Solder Side (Viewed From Top)




Figure 37. Silkscreen



11 Device and Documentation Support

11.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Device Support

11.2.1 Development Support

For development support see the following:

- · For TI's reference design library, visit TI Designs
- For TI's WEBENCH Design Environments, visit WEBENCH® Design Center

11.3 Documentation Support

11.3.1 Related Documentation

For related documentation see the following:

- AN-1748 LM5005 Evaluation Board (SNVA298)
- Buck Regulator Topologies for Wide Input/Output Voltage Differentials (SNVA594)
- · White Papers:
 - Valuing Wide V_{IN}, Low EMI Synchronous Buck Circuits for Cost-Effective, Demanding Applications (SLYY104)
 - Wide V_{IN} Power Management ICs Simplify Design, Reduce BOM Cost, and Enhance Reliability (SLYY037)

11.3.1.1 PCB Layout Resources

- AN-1149 Layout Guidelines for Switching Power Supplies (SNVA021)
- AN-1229 Simple Switcher PCB Layout Guidelines (SNVA054)
- Constructing Your Power Supply Layout Considerations (SLUP230)
- Low Radiated EMI Layout Made SIMPLE with LM4360x and LM4600x (SNVA721)
- AN-2162 Simple Success With Conducted EMI From DC-DC Converters (SNVA489)
- Reduce Buck-Converter EMI and Voltage Stress by Minimizing Inductive Parasitics (SLYT682)

11.3.1.2 Thermal Design Resources

- AN-2020 Thermal Design By Insight, Not Hindsight (SNVA419)
- AN-1520 A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages (SNVA183)
- Semiconductor and IC Package Thermal Metrics (SPRA953)
- Thermal Design Made Simple with LM43603 and LM43602 (SNVA719)
- PowerPAD™Thermally Enhanced Package (SLMA002)
- PowerPAD Made Easy (SLMA004)
- Using New Thermal Metrics (SBVA025)

11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.



11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.6 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 14-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM5005MH	LIFEBUY	HTSSOP	PWP	20	73	Non-RoHS	Call TI	Level-1-260C-UNLIM	-40 to 125	LM5005	
						& Green				MH	
LM5005MH/NOPB	ACTIVE	HTSSOP	PWP	20	73	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5005 MH	Samples
LM5005MHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5005 MH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM


www.ti.com 14-Sep-2023

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5005MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5005MHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0

PACKAGE MATERIALS INFORMATION


www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM5005MH	PWP	HTSSOP	20	73	495	8	2514.6	4.06
LM5005MH	PWP	HTSSOP	20	73	495	8	2514.6	4.06
LM5005MH/NOPB	PWP	HTSSOP	20	73	495	8	2514.6	4.06



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated