

**512K x 32 Static RAM**

**Features**

- **High speed**
  - $t_{AA} = 10 \text{ ns}$
- **Low active power**
  - 745 mW (max.)
- **Operating voltages of  $2.5 \pm 0.2\text{V}$**
- **1.5V data retention**
- **Automatic power-down when deselected**
- **TTL-compatible inputs and outputs**
- **Easy memory expansion with  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  features**
- **Available in non Pb-free 119-ball pitch ball grid array package**

**Functional Description**

The CY7C1062AV25 is a high-performance CMOS Static RAM organized as 524,288 words by 32 bits.


Writing to the device is accomplished by enabling the chip ( $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{CE}_3$  LOW) and forcing the Write Enable (WE) input LOW. If Byte Enable A ( $\overline{B}_A$ ) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). If Byte Enable B ( $\overline{B}_B$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). Likewise,  $\overline{B}_C$  and  $\overline{B}_D$  correspond with the I/O pins I/O<sub>16</sub> to I/O<sub>23</sub> and I/O<sub>24</sub> to I/O<sub>31</sub>, respectively.

Reading from the device is accomplished by enabling the chip ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW) while forcing the Output Enable (OE) LOW and Write Enable (WE) HIGH. If the first Byte Enable ( $\overline{B}_A$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte Enable B ( $\overline{B}_B$ ) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. Similarly,  $\overline{B}_C$  and  $\overline{B}_D$  correspond to the third and fourth bytes. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>0</sub> through I/O<sub>31</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{CE}_1$ ,  $\overline{CE}_2$  or  $\overline{CE}_3$  HIGH), the outputs are disabled (OE HIGH), the byte selects are disabled ( $\overline{B}_{A-D}$  HIGH), or during a write operation ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW, and WE LOW).

The CY7C1062AV25 is available in a 119-ball pitch ball grid array (PBGA) package.

**Logic Block Diagram**



**Selection Guide**

		<b>-10</b>	<b>Unit</b>
Maximum Access Time		10	ns
Maximum Operating Current	Com'I/Ind'I	275	mA
Maximum CMOS Standby Current	Com'I/Ind'I	50	mA

**Pin Configuration**
**119-ball PBGA  
(Top View)**

	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>
<b>A</b>	I/O <sub>16</sub>	A	A	A	A	A	I/O <sub>0</sub>
<b>B</b>	I/O <sub>17</sub>	A	A	$\overline{CE}_1$	A	A	I/O <sub>1</sub>
<b>C</b>	I/O <sub>18</sub>	$\overline{B}_c$	$\overline{CE}_2$	NC	$\overline{CE}_3$	$\overline{B}_a$	I/O <sub>2</sub>
<b>D</b>	I/O <sub>19</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>3</sub>
<b>E</b>	I/O <sub>20</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>4</sub>
<b>F</b>	I/O <sub>21</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>5</sub>
<b>G</b>	I/O <sub>22</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>6</sub>
<b>H</b>	I/O <sub>23</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>7</sub>
<b>J</b>	NC	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	DNU
<b>K</b>	I/O <sub>24</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>8</sub>
<b>L</b>	I/O <sub>25</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>9</sub>
<b>M</b>	I/O <sub>26</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>10</sub>
<b>N</b>	I/O <sub>27</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>11</sub>
<b>P</b>	I/O <sub>28</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>12</sub>
<b>R</b>	I/O <sub>29</sub>	A	$\overline{B}_d$	NC	$\overline{B}_b$	A	I/O <sub>13</sub>
<b>T</b>	I/O <sub>30</sub>	A	A	$\overline{WE}$	A	A	I/O <sub>14</sub>
<b>U</b>	I/O <sub>31</sub>	A	A	$\overline{OE}$	A	A	I/O <sub>15</sub>

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-55°C to +125°C
Supply Voltage on V <sub>CC</sub> Relative to GND <sup>[1]</sup> ....	-0.5V to +3.6V
DC Voltage Applied to Outputs in High-Z State <sup>[1]</sup> .....	-0.5V to V <sub>CC</sub> + 0.5V
DC Input Voltage <sup>[1]</sup> .....	-0.5V to V <sub>CC</sub> + 0.5V

Current into Outputs (LOW) .....	20 mA
Static Discharge Voltage .....	>2001V (per MIL-STD-883, Method 3015)
Latch-up Current .....	>200 mA

**Operating Range**



Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	2.5V ± 0.2V
Industrial	-40°C to +85°C	

**DC Electrical Characteristics Over the Operating Range**

Parameter	Description	Test Conditions	-10		Unit
			Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -1.0 mA	2.0		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 1.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled	-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., f = f <sub>MAX</sub> = 1/t <sub>RC</sub>		275	mA
I <sub>SB1</sub>	Automatic CE Power-down Current—TTL Inputs	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{IH}$ , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>		100	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V, f = 0		50	mA

**Capacitance<sup>[2]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 2.5V	8	pF
C <sub>OUT</sub>	I/O Capacitance		10	pF

**AC Test Loads and Waveforms<sup>[3]</sup>**

**Notes:**

- V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
- Tested initially and after any design or process changes that may affect these parameters.
- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (2.3V). As soon as 1ms (T<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 1.5V) voltage.


**AC Switching Characteristics** Over the Operating Range<sup>[4]</sup>

Parameter	Description	-10		Unit
		Min.	Max.	
<b>Read Cycle</b>				
$t_{power}$	$V_{CC}$ (typical) to the first access <sup>[5]</sup>	1		ms
$t_{RC}$	Read Cycle Time	10		ns
$t_{AA}$	Address to Data Valid		10	ns
$t_{OHA}$	Data Hold from Address Change	3		ns
$t_{ACE}$	$\overline{CE}_1$ , $\overline{CE}_2$ , or $\overline{CE}_3$ LOW to Data Valid		10	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		5	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low-Z <sup>[6]</sup>	1		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High-Z <sup>[6]</sup>		5	ns
$t_{LZCE}$	$\overline{CE}_1$ , $\overline{CE}_2$ , or $\overline{CE}_3$ LOW to Low-Z <sup>[6]</sup>	3		ns
$t_{HZCE}$	$\overline{CE}_1$ , $\overline{CE}_2$ , or $\overline{CE}_3$ HIGH to High-Z <sup>[6]</sup>		5	ns
$t_{PU}$	$\overline{CE}_1$ , $\overline{CE}_2$ , or $\overline{CE}_3$ LOW to Power-up <sup>[7]</sup>	0		ns
$t_{PD}$	$\overline{CE}_1$ , $\overline{CE}_2$ , or $\overline{CE}_3$ HIGH to Power-down <sup>[7]</sup>		10	ns
$t_{DBE}$	Byte Enable to Data Valid		5	ns
$t_{LZBE}$	Byte Enable to Low-Z <sup>[6]</sup>	1		ns
$t_{HZBE}$	Byte Disable to High-Z <sup>[6]</sup>		5	ns
<b>Write Cycle<sup>[8, 9]</sup></b>				
$t_{WC}$	Write Cycle Time	10		ns
$t_{SCE}$	$\overline{CE}_1$ , $\overline{CE}_2$ , or $\overline{CE}_3$ LOW to Write End	7		ns
$t_{AW}$	Address Set-up to Write End	7		ns
$t_{HA}$	Address Hold from Write End	0		ns
$t_{SA}$	Address Set-up to Write Start	0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	7		ns
$t_{SD}$	Data Set-up to Write End	5.5		ns
$t_{HD}$	Data Hold from Write End	0		ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low-Z <sup>[6]</sup>	3		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High-Z <sup>[6]</sup>		5	ns
$t_{BW}$	Byte Enable to End of Write	7		ns

**Notes:**


- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.1V, input pulse levels of 0 to 2.3V, and output loading of the specified  $I_{OL}/I_{OH}$  and transmission line loads. Test conditions for the read cycle use output loading as shown in (a) of AC Test Loads, unless specified otherwise.
- This part has a voltage regulator that steps down the voltage from 2.3V to 2V internally.  $t_{power}$  time has to be provided initially before a read/write operation is started.
- $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZWE}$ ,  $t_{HZBE}$ , and  $t_{LZOE}$ ,  $t_{LZCE}$ ,  $t_{LZWE}$ , and  $t_{LZBE}$  are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured  $\pm 200$  mV from steady-state voltage.
- These parameters are guaranteed by design and are not tested.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH,  $\overline{CE}_3$  LOW, and  $\overline{WE}$  LOW. The chip enables must be active and  $\overline{WE}$  must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle No. 3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .

**Data Retention Waveform**




**Switching Waveforms**

**Read Cycle No. 1<sup>[11,12]</sup>**



**Read Cycle No. 2 (OE Controlled)<sup>[11,13]</sup>**




**Notes:**


- 10. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)}$   $\geq 100 \mu s$  or stable at  $V_{CC(min)}$   $\geq 100 \mu s$
- 11. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BA}$ ,  $\overline{BB}$ ,  $\overline{BC}$ ,  $\overline{BD}$  =  $V_{IL}$ .
- 12.  $\overline{WE}$  is HIGH for read cycle.
- 13. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

Switching Waveforms

Write Cycle No. 1 ( $\overline{CE}$  Controlled)<sup>[14,15,16]</sup>



Write Cycle No. 2 ( $\overline{BLE}$  or  $\overline{BHE}$  Controlled)<sup>[14,15,16]</sup>




Notes:

- 14.  $\overline{CE}$  indicates a combination of all three chip enables. When ACTIVE LOW,  $\overline{CE}$  indicates the  $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{CE}_3$  are LOW.
- 15. Data I/O is high-impedance if  $\overline{CE}$  or  $\overline{BA}$ ,  $\overline{BB}$ ,  $\overline{BC}$ ,  $\overline{BD}$  =  $V_{IH}$ .
- 16. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.

Switching Waveforms

Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)



Truth Table


$\overline{CE}_1$	$\overline{CE}_2$	$\overline{CE}_3$	$\overline{OE}$	$\overline{WE}$	$\overline{B}_A$	$\overline{B}_B$	$\overline{B}_C$	$\overline{B}_D$	I/O <sub>0</sub> <sup>-</sup> I/O <sub>7</sub>	I/O <sub>8</sub> <sup>-</sup> I/O <sub>15</sub>	I/O <sub>16</sub> <sup>-</sup> I/O <sub>23</sub>	I/O <sub>24</sub> <sup>-</sup> I/O <sub>31</sub>	Mode	Power
H	H	H	X	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Power Down	(I <sub>SB</sub> )
L	H	L	X	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Power Down	(I <sub>SB</sub> )
L	L	L	L	H	L	L	L	L	Data Out	Data Out	Data Out	Data Out	Read All Bits	(I <sub>CC</sub> )
L	L	L	L	H	L	H	H	H	Data Out	High-Z	High-Z	High-Z	Read Byte A Bits Only	(I <sub>CC</sub> )
L	L	L	L	H	H	L	H	H	High-Z	Data Out	High-Z	High-Z	Read Byte B Bits Only	(I <sub>CC</sub> )
L	L	L	L	H	H	H	L	H	High-Z	High-Z	Data Out	High-Z	Read Byte C Bits Only	(I <sub>CC</sub> )
L	L	L	L	H	H	H	H	L	High-Z	High-Z	High-Z	Data Out	Read Byte D Bits Only	(I <sub>CC</sub> )
L	L	L	X	L	L	L	L	L	Data In	Data In	Data In	Data In	Write All Bits	(I <sub>CC</sub> )
L	L	L	X	L	L	H	H	H	Data In	High-Z	High-Z	High-Z	Write Byte A Bits Only	(I <sub>CC</sub> )
L	L	L	X	L	H	L	H	H	High-Z	Data In	High-Z	High-Z	Write Byte B Bits Only	(I <sub>CC</sub> )
L	L	L	X	L	H	H	L	H	High-Z	High-Z	Data In	High-Z	Write Byte C Bits Only	(I <sub>CC</sub> )
L	L	L	X	L	H	H	H	L	High-Z	High-Z	High-Z	Data In	Write Byte D Bits Only	(I <sub>CC</sub> )
L	L	L	H	H	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Selected, Outputs Disabled	(I <sub>CC</sub> )

**Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1062AV25-10BGC	51-85115	119-ball Plastic Ball Grid Array (14 x 22 x 2.4 mm)	Commercial
	CY7C1062AV25-10BGI			Industrial

**Package Diagram**

**119-ball PBGA (14 x 22 x 2.4 mm) (51-85115)**



51-85115-B

All product and company names mentioned in this document may be the trademarks of their respective holders.



**Document History Page**

<b>Document Title: CY7C1062AV25 512K x 32 Static RAM</b>				
<b>Document Number: 38-05333</b>				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	119626	01/29/03	DFP	New Data Sheet
*A	493565	See ECN	NXR	Converted from Preliminary to Final Removed -8 and -10 speed bins Changed the description of $I_{IX}$ from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the ordering information table