

# CMOS MT9123 **Dual Voice Echo Canceller**

Data Sheet

November 2005

**Features** 

- Dual channel 64 ms or single channel 128 ms echo cancellation
- Conforms to ITU-T G.165 requirements
- Narrow-band signal detection
- Programmable double-talk detection threshold
- Non-linear processor with adaptive suppression threshold and comfort noise insertion
- · Offset nulling of all PCM channels
- Controllerless mode or Controller mode with serial interface
- ST-BUS or variable-rate SSI PCM interfaces
- Selectable μ/A-Law ITU-T G.711; μ/A-Law Sign Mag; linear 2's complement
- · Per channel selectable 12 dB attenuator
- Transparent data transfer and mute option
- 19.2 MHz master clock operation

# **Applications**

- · Wireless Telephony
- Trunk echo cancellers

Ordering Information 28 Pin PLCC MT9123AP Tubes 28 Pin PDIP Tubes MT9123AE 28 Pin PLCC Tape & Reel MT9123APR MT9123AP1 28 Pin PLCC\* Tubes 28 Pin PLCC\* MT9123APR1 Tape & Reel \*Pb Free Matte Tin -40°C to +85°C

# **Description**

The MT9123 Voice Echo Canceller implements a cost effective solution for telephony voice-band echo cancellation conforming to ITU-T G.165 requirements. The MT9123 architecture contains two echo cancellers which can be configured to provide dual channel 64 millisecond echo cancellation or single channel 128 millisecond echo cancellation.

The MT9123 operates in two major modes: Controller or Controllerless. Controller mode allows access to an array of features for customizing the MT9123 operation. Controllerless mode is for applications where default register settings are sufficient.




Figure 1 - Functional Block Diagram




Figure 2 - Pin Connections

# **Pin Description**

Pin#	Name	Description
1	ENA1	SSI Enable Strobe / ST-BUS Mode for Rin/Sout (Input). This pin has dual functions depending on whether SSI or ST-BUS is selected.
		For SSI, this strobe must be present for frame synchronization. This is an active high channel enable strobe, 8 or 16 data bits wide, enabling serial PCM data transfer for Echo Canceller A on Rin/Sout pins. Strobe period is 125 microseconds.
		For ST-BUS, this pin, in conjunction with the ENB1 pin, will select the proper ST-BUS mode for Rin/Sout pins (see ST-BUS Operation description). The selected mode applies to both Echo Canceller A and B.
2	ENB1	SSI Enable Strobe / ST-BUS Mode for Rin/Sout (Input). This pin has dual functions depending on whether SSI or ST-BUS is selected.
		For SSI, this is an active high channel enable strobe, 8 or 16 data bits wide, enabling serial PCM data transfer for Echo Canceller B on Rin/Sout pins. Strobe period is 125 microseconds.
		For ST-BUS, this pin, in conjunction with the ENA1 pin, will select the proper ST-BUS mode for Rin/Sout pins (see ST-BUS Operation description). The selected mode applies to both Echo Canceller A and B.
3	ENA2	SSI Enable Strobe / ST-BUS Mode for Sin/Rout (Input). This pin has dual functions depending on whether SSI or ST-BUS is selected.
		For SSI, this is an active high channel enable strobe, 8 or 16 data bits wide, enabling serial PCM data transfer for Echo Canceller A on Sin/Rout pins. Strobe period is 125 microseconds.
		For ST-BUS, this pin, in conjunction with the ENB2 pin, will select the proper ST-BUS mode for Sin/Rout pins (see ST-BUS Operation description). The selected mode applies to both Echo Canceller A and B.

# Pin Description (continued)

Pin#	Name	Description				
4	ENB2	SSI Enable Strobe / ST-BUS Mode for Sin/Rout (Input). This pin has dual functions depending on whether SSI or ST-BUS is selected.				
		For SSI, this is an active high channel enable strobe, 8 or 16 data bits wide, enabling serial PCM data transfer for <u>Echo Canceller B</u> on Sin/Rout pins. Strobe period is 125 microseconds.				
		For ST-BUS, this pin, in conjunction with the ENA2 pin, will select the proper ST-BUS mode for Sin/Rout pins (see ST-BUS Operation description). The selected mode applies to both Echo Canceller A and B.				
5	Rin	Receive PCM Signal Input (Input). 128 kbit/s to 4096 kbit/s serial PCM input stream. Data may be in either companded or 2's complement linear format. Two PCM channels are time-multiplexed on this pin. These are the Receive Input reference channels for Echo Cancellers A and B. Data bits are clocked in following SSI or ST-BUS timing requirements.				
6	Sin	Send PCM Signal Input (Input). 128 kbit/s to 4096 kbit/s serial PCM input stream. Data may be in either companded or 2's complement linear format. Two PCM channels are time-multiplexed on this pin. These are the Send Input channels (after echo path) for Echo Cancellers A and B. Data bits are clocked in following SSI or ST-BUS timing requirements.				
7	VSS	Digital Ground. Nominally 0 volts.				
8	MCLK	Master Clock (Input). Nominal 20 MHz Master Clock input. May be connected to an asynchronous (relative to frame signal) clock source.				
9	IC1	Internal Connection 1 (Input). Must be tied to Vss.				
10	NLP	Non-Linear Processor Control (Input).  Controllerless Mode: An active high enables the Non-Linear Processors in Echo Cancellers A and B. Both NLP's are disabled when low. Intended for conformance testing to G.165 and it is usually tied to Vdd for normal operation.				
		Controller Mode: This pin is ignored (tie to Vdd or Vss). The non-linear processor operation is controlled by the NLPDis bit in Control Register 2. Refer to the Register Summary.				
11	IC2	Internal Connection 2 (Input). Must be tied to Vss.				
12	LAW	$A/\overline{\mu}$ Law Select (Input). An active low selects $\mu$ –Law companded PCM. When high, selects A-Law companded PCM. This control is for both echo cancellers and is valid for both controller and controllerless modes.				
13	FORMAT	ITU-T/Sign Mag (Input). An active low selects sign-magnitude PCM code. When high, selects ITU-T (G.711) PCM code. This control is for both echo cancellers and is valid for both controller and controllerless modes.				
14	PWRDN	<b>Power-down (Input).</b> An active low resets the device and puts the MT9123 into a low-power stand-by mode.				
15	IC3	Internal Connection 3 (Output). Must be left unconnected.				
16	IC4	Internal Connection 4 (Output). Must be left unconnected.				

# Pin Description (continued)

Pin#	Name	Description					
17/18	S4/S3	Selection of Echo Canceller B Functional States (Input). Controllerless Mode: Selects Echo Canceller B functional states according to Table 2.					
		Controller Mode: S4 and S3 pins become SCLK and CS pins respectively.					
17	SCLK	Serial Port Synchronous Clock (Input). Data clock for the serial microport interface.					
		Chip Select (Input). Enables serial microport interface data transfers. Active low.					
18	CS						
19/20	S2/S1	Selection of Echo Canceller A Functional States (Input).  Controllerless Mode: Selects Echo Canceller A functional states according to Table 2.					
		Controller Mode: S2 and S1 pins become DATA2 and DATA1 pins respectively.					
19	DATA2	Serial Data Receive (Input). In Motorola/National serial microport operation, the DATA2 pin is used for receiving data. In Intel serial microport operation, the DATA2 pin is not used and must be tied to Vss or Vdd.					
20	DATA1	Serial Data Port (Bidirectional). In Motorola/National serial microport operation, the DATA1 pin is used for transmitting data. In Intel serial microport operation, the DATA1 pin is used for transmitting and receiving data.					
21	F0od	<b>Delayed Frame Pulse Output (Output).</b> In ST-BUS operation, this pin generates a delayed frame pulse after the 4th channel time slot and is used for daisy-chaining multiple ST-BUS devices. See Figures 4 to 7.					
		In SSI operation, this pin outputs logic low.					
22	VDD	Positive Power Supply. Nominally 5 volts.					
23	Sout	<b>Send PCM Signal Output (Output).</b> 128 kbit/s to 4096 kbit/s serial PCM output stream. Data may be in either companded or 2's complement linear PCM format. Two PCM channels are time-multiplexed on this pin. These are the Send Out signals after echo cancellation and Non-linear processing. Data bits are clocked out following SSI or ST-BUS timing requirements.					
24	Rout	Receive PCM Signal Output (Output). 128 kbit/s to 4096 kbit/s serial PCM output stream. Data may be in either companded or 2's complement linear PCM format. Two PCM channels are time-multiplexed on this pin. This output pin is provided for convenience in some applications and may not always be required. Data bits are clocked out following SSI or ST-BUS timing requirements.					
25	F0i	<b>Frame Pulse (input).</b> In ST-BUS operation, this is a frame alignment low going pulse. SSI operation is enabled by connecting this pin to Vss.					
26	BCLK/C4i	<b>Bit Clock/ST-BUS Clock (Input).</b> In SSI operation, BCLK pin is a 128 kHz to 4.096 MHz bit clock. This clock must be synchronous with ENA1, ENA2, ENB1 and ENB2 enable strobes.					
		In ST-BUS operation, $\overline{\text{C4i}}$ pin must be connected to the 4.096 MHz ( $\overline{\text{C4}}$ ) system clock.					

# **Pin Description (continued)**

Pin#	Name	Description
27/28	CONFIG2	<b>Device Configuration Pins (Inputs).</b> When CONFIG1 and CONFIG2 pins are both logic 0, the MT9123 serial microport is enabled. This configuration is defined as <u>Controller Mode</u> . When CONFIG1 and CONFIG2 pins are in any other logic combination, the MT9123 is configured in <u>Controllerless Mode</u> . See Table 3.

#### Notes:

- 1. All unused inputs should be connected to logic low or high unless otherwise stated. All outputs should be left open circuit when not used.
- 2. All inputs have TTL compatible logic levels except for MCLK, Sin and Rin pins which have CMOS compatible logic levels and PWRDN pin which has Schmitt trigger compatible logic levels.
- 3. All outputs are CMOS pins with CMOS logic levels.

# **Functional Description**

The MT9123 architecture contains two individually controlled echo cancellers (Echo Canceller A and B). They can be set in three distinct configurations: Normal, Back-to-Back and Extended Delay (see Figure 3). Under Normal configuration, the two echo cancellers are positioned in parallel providing 64 millisecond echo cancellation in two channels simultaneously. In Back-to-Back configuration, the two echo cancellers are positioned to cancel echo coming from both directions in a single channel. In Extended-Delay configuration, the two echo cancellers are internally cascaded into one 128 millisecond echo canceller.

Each echo canceller contains the following main elements (see Figure 1).

- · Adaptive Filter for estimating the echo channel
- · Subtracter for cancelling the echo
- Double-Talk detector for disabling the filter adaptation during periods of double-talk
- Non-Linear Processor for suppression of residual echo
- Narrow-Band Detector for preventing Adaptive Filter divergence caused by narrow-band signals
- · Offset Null filters for removing the DC component in PCM channels
- 12 dB attenuator for signal attenuation
- Serial controller interface compatible with Motorola, National and Intel microcontrollers
- PCM encoder/decoder compatible with  $\mu$ /A-Law ITU-T G.711,  $\mu$ /A-Law Sign-Mag or linear 2's complement coding

The MT9123 has two modes of operation: *Controllerless* and *Controller*. Controllerless mode is intended for applications where customization is not required. Controller mode allows access to all registers for customizing the MT9123 operation. Refer to Table 7 for a complete list. Controller mode is selected when CONFIG1 and CONFIG2 pins are both connected to Vss.

Each echo canceller in the MT9123 has four functional states: *Mute*, *Bypass*, *Disable Adaptation* and *Enable Adaptation*. These are explained in the section entitled Echo Canceller Functional States.




Figure 3 - Device Configuration

# **Adaptive Filter**

The adaptive filter is a 1024 tap FIR filter which is divided into two sections. Each section contains 512 taps providing 64 ms of echo estimation. In Normal configuration, the first section is dedicated to channel A and the second section to channel B. In Extended Delay configuration, both sections are cascaded to provide 128 ms of echo estimation in channel A.

## **Double-Talk Detector**

Double-Talk is defined as those periods of time when signal energy is present in both directions simultaneously. When this happens, it is necessary to disable the filter adaptation to prevent divergence of the adaptive filter coefficients. Note that when double-talk is detected, the adaptation process is halted but the echo canceller continues to cancel echo.

A double-talk condition exists whenever the Sin signal level is greater than the expected return echo level. The relative signal levels of Rin (Lrin) and Sin (Lsin) are compared according to the following expression to identify a double-talk condition:

$$Lsin > Lrin + 20log_{10}(DTDT)$$

where DTDT is the Double-Talk Detection Threshold. Lsin and Lrin are the relative signal levels expressed in dBm0.

A different method is used when it is uncertain whether Sin consists of a low level double-talk signal or an echo return. During these periods, the adaptation process is slowed down but it is not halted.

# **Controllerless Mode**

In G.165 standard, the echo return loss is expected to be at least 6 dB. This implies that the Double-Talk Detector Threshold (DTDT) should be set to 0.5 (-6 dB). However, in order to get additional guardband, the DTDT is set internally to 0.5625 (-5 dB). In controllerless mode, the Double-Talk Detector is always active.

# **Controller Mode**

In some applications the return loss can be higher or lower than 6 dB. The MT9123 allows the user to change the detection threshold to suit each application's need. This threshold can be set by writing the desired threshold value into the DTDT register.

The DTDT register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$DTDT_{(hex)} = hex(DTDT_{(dec)} * 32768)$$

where  $0 < DTDT_{(dec)} < 1$ 

Example: For DTDT = 0.5625 (-5 dB), the

hexadecimal value becomes hex(0.5625 \* 32768) = 4800h

# **Non-Linear Processor (NLP)**

After echo cancellation, there is always a small amount of residual echo which may still be audible. The MT9123 uses an NLP to remove residual echo signals which have a level lower than the Adaptive Suppression Threshold (TSUP in G.165). This threshold depends upon the level of the Rin (Lrin) reference signal as well as the programmed value of the Non-Linear Processor Threshold register (NLPTHR). TSUP can be calculated by the following equation:

$$TSUP = Lrin + 20log_{10}(NLPTHR)$$

where NLPTHR is the Non-Linear Processor Threshold register value and Lrin is the relative power level expressed in dBm0.

When the level of residual error signal falls below TSUP, the NLP is activated further attenuating the residual signal to less than -65 dBm0. To prevent a perceived decrease in background noise due to the activation of the NLP, a spectrally-shaped comfort noise, equivalent in power level to the background noise, is injected. This keeps the perceived noise level constant. Consequently, the user does not hear the activation and de-activation of the NLP.

# **Controllerless Mode**

The NLP processor can be disabled by connecting the NLP pin to Vss.

# **Controller Mode**

The NLP processor can be disabled by setting the NLPDis bit to 1 in Control Register 2.

The NLPTHR register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$NLPTHR_{(hex)} = hex(NLPTHR_{(dec)} * 32768)$$

where  $0 < NLPTHR_{(dec)} < 1$ 

The comfort noise injection can be disabled by setting the INJDis bit to 1 in Control Register 1.

It should be noted that the NLPTHR is valid and the comfort noise injection is active only when the NLP is enabled.

# Narrow Band Signal Detector (NBSD)

Single or dual frequency tones (e.g., DTMF tones) present in the reference input (Rin) of the echo canceller for a prolonged period of time may cause the adaptive filter to diverge. The Narrow Band Signal Detector (NBSD) is designed to prevent this divergence by detecting single or dual tones of arbitrary frequency, phase, and amplitude. When narrow band signals are detected, the adaptation process is halted but the echo canceller continues to cancel echo.

# **Controllerless Mode**

The NBSD is always active and automatically disables the filter adaptation process when narrow band signals are detected.

# **Controller Mode**

The NBSD can be disabled by setting the NBDis bit to 1 in Control Register 2.

# **Offset Null Filter**

Adaptive filters in general do not operate properly when a DC offset is present on either the reference signal (Rin) or the echo composite signal (Sin). To remove the DC component, the MT9123 incorporates Offset Null filters in both Rin and Sin inputs.

# **Controllerless Mode**

The Offset Null filters are always active.

## **Controller Mode**

The offset null filters can be disabled by setting the HPFDis bit to 1 in Control Register 2.

# **Echo Canceller Functional States**

Each echo canceller has four functional states: Mute, Bypass, Disable Adaptation and Enable Adaptation.

#### Mute:

The Mute state forces the echo canceller to transmit quiet code and halts the filter adaptation process.

In Normal configuration, the PCM output data on Rout is replaced with the quiet code according to the following table.

	LINEAR 16 bits	SIGN/ MAGNITUDE	CCITT	(G.711)
	2's complement	μ <b>-Law</b>	μ <b>-Law</b>	A-Law
+Zero (quiet code)	0000h	80h	FFh	D5h

**Table 1 - Quiet PCM Code Assignment** 

In Back-to-Back configuration, both echo cancellers are combined to implement a full duplex echo canceller. Therefore muting Echo Canceller A causes quiet code to be transmitted on Rout, while muting Echo Canceller B causes quiet code to be transmitted on Sout.

In Extended Delay configuration, both echo cancellers are cascaded to make one 128 ms echo canceller. In this configuration, muting Echo Canceller A causes quiet code to be transmitted on Rout.

# Bypass:

The Bypass state directly transfers PCM codes from Rin to Rout and from Sin to Sout. When Bypass state is selected, the adaptive filter coefficients are reset to zero.

# **Disable Adaptation:**

When the Disable Adaptation state is selected, the adaptive filter coefficients are frozen at their current value. In this state, the adaptation process is halted however the MT9123 continues to cancel echo.

# **Enable Adaptation:**

In Enable Adaptation state, the adaptive filter coefficients are continually updated. This allows the echo canceller to model the echo return path characteristics in order to cancel echo. This is the normal operating state.

#### **Controllerless Mode**

The four functional states can be selected via S1, S2, S3, and S4 pins as shown in the following table.

Echo Canceller A S2/S1	Functional State	Echo Canceller B S4/S3
00	Mute <sup>(1)</sup>	00
01	Bypass <sup>(2)</sup>	01
10	Disable Adaptation <sup>(1,3)</sup>	10
11	Enable Adaptation <sup>(3)</sup>	11

**Table 2 - Functional States Control Pins** 

- (1) Filter coefficients are frozen (adaptation disabled)
- (2) The adaptive filter coefficients are reset to zero
- (3) The MT9123 cancels echo

# **Controller Mode**

The echo canceller functions are selected in Control Register 1 and Control Register 2 through four control bits: MuteS, MuteR, Bypass and AdaptDis. See Register Summary for details.

# MT9123 Throughput Delay

The throughput delay of the MT9123 varies according to the data path and the device configuration. For all device configurations, except for Bypass state, Rin to Rout has a delay of two frames and Sin to Sout has a delay of three frames. In Bypass state, the Rin to Rout and Sin to Sout paths have a delay of two frames. In ST-BUS operation, the D and C channels have a delay of one frame.

#### **Power Down**

Forcing the PWRDN pin to logic low, will put the MT9123 into a power down state. In this state all internal clocks are halted, the DATA1, Sout and Rout pins are tristated and the F0od pin output high.

The device will automatically begin the execution of its initialization routines when the  $\overline{PWRDN}$  pin is returned to logic high and a clock is applied to the MCLK pin. The initialization routines execute for one frame and will set the MT9123 to default register values.

# **Device Configuration**

The MT9123 architecture contains two individually controlled echo cancellers (Echo Canceller A and B). They can be set in three distinct configurations: Normal, Back-to-Back, and Extended Delay. See Figure 3.

# **Normal Configuration:**

In this configuration, the two echo cancellers (Echo Canceller A and B) are positioned in parallel, as shown in Figure 3a, providing 64 milliseconds of echo cancellation in two channels simultaneously.

In SSI operation, both channels are available in different timeslots on the same TDM (Time Division Multiplexing) bus. For Echo Canceller A, the ENA1 enable strobe pin defines the Rin/Sout (PORT1) time slot while the ENA2 enable strobe pin defines the Sin/Rout (PORT2) time slot. The ENB1 and ENB2 enable strobes perform the same function for Echo Canceller B.

In ST-BUS operation, the ENA1, ENA2, ENB1 and ENB2 pins are used to determine the PCM data format and the channel locations. See Table 4.

# **Back-to-Back Configuration:**

In this configuration, the two echo cancellers are positioned to cancel echo coming from both directions in a single channel providing full duplex 64 millisecond echo-cancellation. See Figure 3c. This configuration uses only one timeslot on PORT1 and PORT2, allowing a no-glue interface for applications where bidirectional echo cancellation is required.

In SSI operation, ENA1 and ENA2 enable pins are used to strobe data on Rin/Sout and Sin/Rout respectively. In ST-BUS operation, ENA1, ENA2, ENB1 and ENB2 inputs are used to select the ST-BUS mode according to Table 4.

Examples of Back-to-Back configuration include positioning the MT9123 between a codec and a transmission device or between two codecs for echo control on analog trunks.

# **Extended Delay configuration:**

In this configuration, the two echo cancellers are internally cascaded into one 128 millisecond echo canceller. See Figure 3b. In SSI operation, ENA1 and ENA2 enable pins are used to strobe data on Rin/Sout and Sin/Rout respectively. In ST-BUS operation, ENA1, ENA2, ENB1 and ENB2 inputs are used to select the ST-BUS mode according to Table 4.

# Controllerless Mode

The three configurations can be selected through the CONFIG1 and CONFIG2 pins as shown in the following table.

CONFIG1	CONFIG2	CONFIGURATION			
0	0	(selects Controller Mode)			
0	1	Extended Delay Mode			
1	0	Back-to-Back Mode			
1	1	Normal Mode			

Table 3 - Configuration in Controllerless Mode

#### **Controller Mode**

In Control Register 1, the Normal configuration can be programmed by setting both BBM and Extended-Delay bits to 0. Back-to-Back configuration can be programmed by setting the BBM bit to 1 and Extended-Delay bit to 0.

Extended-Delay configuration can be programmed by setting the Extended-Delay bit to 1 and BBM bit to 0. Both BBM and Extended-Delay bits in Control Register 1 can not be set to 1 at the same time.

# PCM Data I/O

The PCM data transfer for the MT9123 is provided through two PCM ports. PORT1 consists of Rin and Sout pins while PORT2 consists of Sin and Rout Pins. The Data is transferred through these ports according to either STBUS or SSI conventions. The device determines the mode of operation by monitoring the signal applied to the F0i pin. When a valid ST-BUS frame pulse is applied to the F0i pin, the MT9123 will assume ST-BUS operation. If F0i is tied continuously to Vss the MT9123 will assume SSI operation.

# **ST-BUS Operation**

The ST-BUS PCM interface conforms to Zarlink's ST-BUS standard and it is used to transport 8 bit companded PCM data (using one timeslot) or 16 bit 2's complement linear PCM data (using two timeslots). Pins ENA1 and ENB1 select timeslots on PORT1 while pins ENA2 and ENB2 select timeslots on PORT2. See Table 4 and Figures 5 to 8.

	RT1 Sout	ST-BUS Mode Selection	PORT2 Sin/Rout		
Enable Pins			Enabl	e Pins	
ENB1	ENA1		ENB2	ENA2	
0	0	Mode 1. 8 bit companded PCM I/O on timeslots 0 & 1.	0	0	
0	1	Mode 2. 8 bit companded PCM I/O on timeslots 2 & 3.	0	1	
1	0	Mode 3. 8 bit companded PCM I/O on timeslots 2 & 3. Includes D & C channel bypass in timeslots 0 & 1.	1	0	
1	1	Mode 4. 16 bit 2's complement linear PCM I/O on timeslots 0 - 3.	1	1	

Table 4 - ST-BUS Mode Select

Note that if the device is in back-to-back or extended delay configurations, the second timeslot in any ST-BUS Mode contains undefined data. This means that the following timeslots contain undefined data: timeslot 1 in ST-BUS Mode 1; timeslot 3 in ST-BUS Modes 2 & 3 and timeslots 2 and 3 in ST-BUS Mode 4.

# **SSI Operation**

The SSI PCM interface consists of data input pins (Rin, Sin), data output pins (Sout, Rout), a variable rate bit clock (BCLK), and four enable pins (ENA1,ENB1, ENA2 and ENB2) to provide strobes for data transfers. The active high enable may be either 8 or 16 BCLK cycles in duration. Automatic detection of the data type (8 bit companded or 16 bit 2's complement linear) is accomplished internally. The data type cannot change dynamically from one frame to the next.

In SSI operation, the frame boundary is determined by the rising edge of the ENA1 enable strobe (see Figure 9). The other enable strobes (ENB1, ENA2 and ENB2) are used for parsing input/output data and they must pulse within 125 microseconds of the rising edge of ENA1. If they are unused, they must be tied to Vss.

In SSI operation, the enable strobes may be a mixed combination of 8 or 16 BCLK cycles allowing the flexibility to mix 2's complement linear data on one port (e.g., Rin/Sout) with companded data on the other port (e.g., Sin/Rout).

Enable Strobe Pin	Echo Canceller	Port
ENA1	A	1
ENB1	В	1
ENA2	A	2
ENB2	В	2

Table 5 - SSI Enable Strobe Pins

# PCM Law and Format Control (LAW, FORMAT)

The PCM companding/coding law used by the MT9123 is controlled through the LAW and FORMAT pins. ITU-T G.711 companding curves for  $\mu$ -Law and A-Law are selected by the LAW pin. PCM coding ITU-T G.711 and Sign-Magnitude are selected by the FORMAT pin. See Table 6.

PCM Code	Sign-Magnitude FORMAT=0	ITU-T (G.711) FORMAT=1		
row code	μ/A-LAW LAW = 0 or 1	μ-LAW LAW = 0	A-LAW LAW =1	
+ Full Scale	1111 1111	1000 0000	1010 1010	
+ Zero	1000 0000	1111 1111	1101 0101	
- Zero	0000 0000	0111 1111	0101 0101	
- Full Scale	0111 1111	0000 0000	0010 1010	

Table 6 - Companded PCM

# **Linear PCM**

The 16-bit 2's complement PCM linear coding permits a dynamic range beyond that which is specified in ITU-T G.711 for companded PCM. The echo-cancellation algorithm will accept 16 bits 2's complement linear code which gives a dynamic range of +15 dBm0.

Linear PCM data must be formatted as 14-bit, 2's complement data with three bits of sign extension in the most significant positions (i.e.: S,S,S,12,11, ...1,0) for a total of 16 bits where "S" is the extended sign bit. When A-Law is converted to 2's complement linear format, it must be scaled up by 6 dB (i.e., left shifted one bit) with a zero inserted into the least significant bit position. See Figure 7.

# Bit Clock (BCLK/C4i)

The BCLK/C4i pin is used to clock the PCM data in both SSI (BCLK) and ST-BUS (C4i) operations.

In SSI operation, the bit rate is determined by the BCLK frequency. This input must contain either eight or sixteen clock cycles within the valid enable strobe window. BCLK may be any rate between 128 KHz to 4.096 MHz and can be discontinuous outside of the enable strobe windows defined by ENA1, ENB1, ENA2 and ENB2 pins. Incoming PCM data (Rin, Sin) are sampled on the falling edge of BCLK while outgoing PCM data (Sout, Rout) are clocked out on the rising edge of BCLK. See Figure 17.

In ST-BUS operation, connect the system  $\overline{C4}$  (4.096 MHz) clock to the  $\overline{C4i}$  pin.

# Master Clock (MCLK)

A nominal 20 MHz master clock (MCLK) is required for execution of the MT9123 algorithms. The MCLK input may be asynchronous with the 8 KHz frame. If only one channel operation is required, (Echo Canceller A only) the MCLK can be as low as 9.6 MHz.

# **Microport**

The serial microport provides access to all MT9123 internal read and write registers and it is enabled when CONFIG1 and CONFIG2 pins are both set to logic 0. This microport is compatible with Intel MCS-51 (mode 0), Motorola SPI (CPOL=0, CPHA=0), and National Semiconductor Microwire specifications. The microport consists of a transmit/receive data pin (DATA1), a receive data pin (DATA2), a chip select pin ( $\overline{\text{CS}}$ ) and a synchronous data clock pin (SCLK).

The MT9123 automatically adjusts its internal timing and pin configuration to conform to Intel or Motorola/National requirements. The microport dynamically senses the state of the SCLK pin each time  $\overline{\text{CS}}$  pin becomes active (i.e., high to low transition). If SCLK pin is high during  $\overline{\text{CS}}$  activation, then Intel mode 0 timing is assumed. In this case DATA1 pin is defined as a bi-directional (transmit/receive) serial port and DATA2 is internally disconnected. If SCLK is low during  $\overline{\text{CS}}$  activation, then Motorola/National timing is assumed and DATA1 is defined as the data transmit pin while DATA2 becomes the data receive pin. The MT9123 supports Motorola half-duplex processor mode (CPOL=0 and CPHA=0). This means that during a write to the MT9123, by the Motorola processor, output data from the DATA1 pin must be ignored. This also means that input data on the DATA2 pin is ignored by the MT9123 during a valid read by the Motorola processor.


All data transfers through the microport are two bytes long. This requires the transmission of a Command/Address byte followed by the data byte to be written or read from the addressed register.  $\overline{CS}$  must remain low for the duration of this two-byte transfer. As shown in Figures 9 and 10, the falling edge of  $\overline{CS}$  indicates to the MT9123 that a microport transfer is about to begin. The first 8 clock cycles of SCLK after the falling edge of  $\overline{CS}$  are always used to receive the Command/Address byte from the microcontroller. The Command/Address byte contains information detailing whether the second byte transfer will be a read or a write operation and at what address. The next 8 clock cycles are used to transfer the data byte between the MT9123 and the microcontroller. At the end of the two-byte transfer,  $\overline{CS}$  is brought high again to terminate the session. The rising edge of  $\overline{CS}$  will tri-state the DATA1 pin. The DATA1 pin will remain tri-stated as long as  $\overline{CS}$  is high.

Intel processors utilize Least Significant Bit (LSB) first transmission while Motorola/National processors use Most Significant Bit (MSB) first transmission. The MT9123 microport automatically accommodates these two schemes for normal data bytes. However, to ensure timely decoding of the  $R/\overline{W}$  and address information, the Command/Address byte is defined differently for Intel and Motorola/National operations. Refer to the relative timing diagrams of Figures 9 and 10.

Receive data is sampled on the rising edge of SCLK while transmit data is clocked out on the falling edge of SCLK. Detailed microport timing is shown in Figure 18 and Figure 19.

Function	Controllerless	Controller
	selected when pins CONFIG1 & 2 ≠ 00	selected when pins CONFIG1 & 2 = 00
Normal Configuration	Set pins CONFIG1 to 1 and CONFIG2 1 to select this configuration.	Set bits Extended-Delay to 0 and BBM to 0 in Control Register 1 to select.
Back-to-Back Configuration	Set pins CONFIG1 to 1 and CONFIG2 to 0 to select this configuration.	Set bit BBM to 1 in Control Register 1 to select.
Extended Delay Configuration	Set pins CONFIG1 to 0 and CONFIG2 to 1 to select this configuration.	Set bit Extended-Delay to 1 in Control Register 1 to select.
Mute	Set pins S2/S1 to 00 and S4/S3 to 00 to select for Echo Canceller A and Echo Canceller B respectively.	Set bit MuteR to 1 or MuteS to 1 in Control Register 2 to select.
Bypass	Set pins S2/S1 to 01 and S4/S3 to 01 to select for Echo Canceller A and Echo Canceller B, respectively.	Set bit Bypass to 1 in Control Register 1 to select.
Disable Adaptation	Set pins S2/S1 to 10 and S4/S3 to 10 to select for Echo Canceller A and Echo Canceller B, respectively.	Set bit AdaptDis to 1 in Control Register 1 to select.
Enable Adaptation	Set pins S2/S1 to 11 and S4/S3 to 11 to select for Echo Canceller A and Echo Canceller B, respectively.	Set bits AdaptDis to 0 and Bypass to 0 in Control Register 1 to select.
SSI	Tie pin F0i to VSS to select.	Tie pin F0i to VSS to select.
ST-BUS	Apply a valid ST-BUS frame pulse to F0i pin to select.	Apply a valid ST-BUS frame pulse to F0i pin to select.
12dB Attenuator	Always disabled.	Set bit PAD to 1 in Control Register 1 to enable.
Double-Talk Detector	Continuously enabled which disables filter adaptation when double-talk is detected.	The detection threshold can be controlled via Double-Talk Detection Threshold Register 1 and 2.
Non-Linear Processor	Set pin NLP to 1 to enable.	Set bit NLPDis to 1 to disable.
PCM Law	Set pin LAW to 1 or 0 to select A-Law or $\mu$ -Law respectively.	Set pin LAW to 1or 0 to select A-Law or μ-Law respectively.
PCM Format	Set pin FORMAT to 0 or 1 to select Sign-Magnitude or ITU-T format respectively.	Set pin FORMAT to 0 or 1 to select Sign-Magnitude or ITU-T format respectively.
Narrow-Band Signal Detector	Continuously enabled which disables the filter adaptation when narrow band signal is detected.	Set bit NBDis to 1 in Control Register 2 to disable.
Offset Null Filter	Continuously enabled which removes the DC component in the PCM input.	Set bit HPFDis to 1 in Control Register 2 to disable.

Table 7 - MT9123 Function Control Summary



In ST-BUS Mode 1, both echo canceller I/O channels are assigned to ST-BUS timeslots 0 and 1. Note that the user could configure PORT1 and PORT2 into different ST-BUS modes. The pin  $\overline{F000}$  is always delayed 4 time slots to permit a more flexible interleave of ST-BUS modes.

C4i F0i 2 0 1 3 4 F0od PORT1 **ECA ECB** Rin 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7654321076543210 Sout PORT2 **ECA ECB** Sin 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Rout outputs=High impedance inputs = don't care

Figure 4 - ST-BUS 8 Bit Companded PCM I/O on Timeslots 0 & 1 (Mode 1)

In ST-BUS Mode 2, both echo canceller I/O channels are <u>assigned</u> to ST-BUS timeslots 2 and 3. Note that the user could configure PORT1 and PORT2 into different ST-BUS modes. The pin  $\overline{\text{F0od}}$  is always delayed 4 time slots to permit a more flexible interleave of ST-BUS modes.

Figure 5 - ST-BUS 8 Bit Companded PCM I/O on Timeslots 2 & 3 (Mode 2)




Figure 6 - ST-BUS 8 Bit Companded PCM I/O with D and C channels (Mode 3)





Figure 7 - ST-BUS 16 Bit 2's Complement Linear PCM I/O (Mode 4)



with 16 bit enable strobes.

Figure 8 - SSI Operation




Figure 9 - Serial Microport Timing for Intel Mode 0

6 bits - Addressing Data 1 bit - Unused




Figure 10 - Serial Microport Timing for Motorola Mode 00 or National Microwire

# **Register Summary**

Echo Ca	Echo Canceller A, Control Register 1 ADDRESS = 00h WRITE/READ VERIFY								
CRA1	Reset	INJDis	BBM	PAD	Bypass	AdaptDis	0	Extended Delay	Power Reset Value 0000 0000
	7	6	5	4	3	2	1	0	
Echo Ca	nceller B	, Contro	l Regis	ter 1				ADDRI	ESS = 20h WRITE/READ VERIFY
CRB1	Reset	INJDis	BBM	PAD	Bypass	AdaptDis	1	0	Power Reset Value 0000 0010
	7	6	5	4	3	2	1	0	
Extended-							into one 1	128ms echo	canceller.
Delay	When low, Do not ena					endentiy. igurations a	at the san	ne time.	
AdaptDis	When high When low,	,				o the echo	path chai	racteristics.	
Bypass	ypass When high, Sin data is by-passed to Sout and Rin data is by-passed to Rout. When low, output data on both Sout and Rout is a function of the echo canceller algorithm.								
PAD	When high When low	,				Rin to Rou	ut path.		
BBM	When high the Back to Back configuration is enabled. When low the Normal configuration is enabled. Do not enable Extended-Delay and BBM configurations at the same time. Always set both BBM bits of the two echo cancellers to the same logic value to avoid conflict.								
INJDis	When high	, the noise	injection p	process is	disabled.	When low	noise inje	ection is ena	abled.
Reset When high, the power-up initialization is executed presetting all register bits including this bit.									
Note: Bits marked as "1" or "0" are reserved bits and should be written as indicated.									


Echo Canceller A, Control Register 2 Echo Canceller B, Control Register 2						ADDRESS = 01h WRITE/READ VERIFY ADDRESS = 21h WRITE/READ VERIFY			
CR2	0	0	NLPDis	0	NBDis	HPFDis	MuteS	MuteR	Power Reset Value 0000 0000
	7	6	5	4	3	2	1	0	'
MuteR	MuteR When high, data on Rout is muted to quiet code. When low, Rout carries active code.								
MuteS	When high, o	data on S	Sout is muted	to quiet	code. Who	en low, Soi	ut carries	active code	e.
HPFDis	When high, t When low, th								
NBDis	When high, t	he narro	w-band dete	ctor is di	sabled. Wh	nen low, the	e narrow-l	band detec	tor is enabled.
NLPDis When high, the non-linear processor is disabled. When low, the non-linear processors function normally. Useful for G.165 conformance testing.									
Note: Bits marked as "0" are reserved bits and should be written as indicated.									

Echo Canceller A, Status Register ADDRESS = 02h READ Echo Canceller B, Status Register ADDRESS = 22h READ Power Reset Value 0000 0000 SR DTDet Down Active NB Conv 7 6 5 3 2 1 0 4 NB Logic high indicates the presence of a narrow-band signal on Rin. Logic high indicates that the power level on Rin is above the threshold level (i.e., low power condition). Active Decision indicator for the non-linear processor gain adjustment. Down Decision indicator for rapid adaptation convergence. Logic high indicates a rapid convergence state. Conv DTDet Logic high indicates the presence of a double-talk condition.

# Echo Canceller A, Flat Delay Register Echo Canceller B, Flat Delay Register FD $FD_5$ $FD_7$ $FD_6$

ADDRESS = 04h WRITE/READ VERIFY ADDRESS = 24h WRITE/READ VERIEY

> Power Reset Value 00h



ADDRESS = 07h WRITE/READ VERIFY ADDRESS = 27h WRITE/READ VERIFY

NS

NS <sub>7</sub>	NS <sub>6</sub>	NS <sub>5</sub>	NS <sub>4</sub>	NS <sub>3</sub>	NS <sub>2</sub>	NS <sub>1</sub>	NS <sub>0</sub>
7	6	5	4	3	2	1	0

Power Reset Value 00h


Echo Canceller A, Decay Step Size Control Register Echo Canceller B, Decay Step Size Control Register

Echo Canceller A, Decay Step Number Register

Echo Canceller B, Decay Step Number Register

ADDRESS = 06h WRITE/READ VERIFY ADDRESS = 26h WRITE/READ VERIFY

SSC



Power Reset Value

Note: Bits marked with "0" are reserved bits and should be written "0".

Amplitude of MU FIR Filter Length (512 or 1024 taps) Step Size (SS) Flat Delay (FD7-0)  $2^{-16}$ 

The Exponential Decay registers (Decay Step Number and Decay Step Size) and Flat Delay register allow the LMS adaptation step-size (MU) to be programmed over the length of the FIR filter. A programmable MU profile allows the performance of the echo canceller to be optimized for specific applications. For example, if the characteristic of the echo response is known to have a flat delay of several milliseconds and a roughly exponential decay of the echo impulse response, then the MU profile can be programmed to approximate this expected impulse response thereby improving the convergence characteristics of the adaptive filter. Note that in the following register descriptions, one tap is equivalent to 125 µs (64 ms/512 taps).

**Flat Delay**: This register defines the flat delay of the MU profile, (i.e., where the MU value is  $2^{-16}$ ). The delay is defined as FD<sub>7-0</sub> x 8 taps. For example; if FD<sub>7-0</sub> = 5, then MU= $2^{-16}$  for the first 40 taps of the echo canceller FIR filter. The valid FD<sub>7-0</sub> range of  $FD_{7-0}$  is: 0 <=  $FD_{7-0}$  <= 64 in normal mode and 0 <=  $FD_{7-0}$  <= 128 in extended-delay mode. The default value of FD<sub>7-0</sub> is zero.

Decay Step Size Control: This register controls the step size (SS) to be used during the exponential decay of MU. The  $SSC_{2-0}$ decay rate is defined as a decrease of MU by a factor of 2 every SS taps of the FIR filter, where SS = 4 x2<sup>SSC2-0</sup>. For example; If SSC<sub>2-0</sub> = 4, then MU is reduced by a factor of 2 every 64 taps of the FIR filter. The default value of SSC<sub>2-0</sub>

NS<sub>7-0</sub> Decay Step Number: This register defines the number of steps to be used for the decay of MU where each step has a period of SS taps (see  $SSC_{2-0}$ ). The start of the exponential decay is defined as: Filter Length (512 or 1024) - [ Decay Step Number (NS<sub>7-0</sub>) x Step Size (SS) ] where SS = 4 x2<sup>SSC2-0</sup> For example, if  $NS_{7-0}=4$  and  $SSC_{2-0}=4$ , then the exponential decay start value is 512 - [NS<sub>7-0</sub> x SS] = 512 - [4 x (4x2<sup>4</sup>)] = 256 taps for a filter length of 512 taps.

Echo Canceller A, Rin Peak Detect Register 2 Echo Canceller B, Rin Peak Detect Register 2 ADDRESS = 0Dh READ ADDRESS = 2Dh READ

RP



Power Reset Value N/A

Echo Canceller A, Rin Peak Detect Register 1 Echo Canceller B, Rin Peak Detect Register 1 ADDRESS = 0Ch READ ADDRESS = 2Ch READ

**RP** 

RP <sub>7</sub>	RP <sub>6</sub>	RP <sub>5</sub>	RP <sub>4</sub>	RP <sub>3</sub>	RP <sub>2</sub>	RP <sub>1</sub>	RP <sub>0</sub>
7	6	5	4	3	2	1	0


Power Reset Value N/A

These peak detector registers allow the user to monitor the receive in signal (Rin) peak signal level. The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller. The high byte is in Register 2 and the low byte is in Register 1.

# Echo Canceller A, Sin Peak Detect Register 2 Echo Canceller B, Sin Peak Detect Register 2

ADDRESS = 0Fh READ ADDRESS = 2Fh READ


SP



Power Reset Value N/A

Echo Canceller A, Sin Peak Detect Register 1 Echo Canceller B, Sin Peak Detect Register 1 ADDRESS = 0Eh READ ADDRESS = 2Eh READ

SP



Power Reset Value N/A

These peak detector registers allow the user to monitor the send in signal (Sin) peak signal level. The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller. The high byte is in Register 2 and the low byte is in Register 1.

# Echo Canceller A, Error Peak Detect Register 2 Echo Canceller B, Error Peak Detect Register 2

ADDRESS = 11h READ ADDRESS = 31h READ

ΕP




Power Reset Value N/A

Echo Canceller A, Error Peak Detect Register 1 Echo Canceller B, Error Peak Detect Register 1

ADDRESS = 10h READ ADDRESS = 30h READ

EP




Power Reset Value N/A

These peak detector registers allow the user to monitor the error signal peak level. The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller. The high byte is in Register 2 and the low byte is in Register 1.

Echo Canceller A, Double-Talk Detection Threshold Register 2 ADDRESS = 15h WRITE/READ VERIFY Echo Canceller B, Double-Talk Detection Threshold Register 2 ADDRESS = 35h WRITE/READ VERIFY

**DTDT** 




Power Reset Value 48h

Echo Canceller A, Double-Talk Detection Threshold Register 1
Echo Canceller B, Double-Talk Detection Threshold Register 1

ADDRESS = 14h WRITE/READ VERIFY ADDRESS = 34h WRITE/READ VERIFY

DTDT




Power Reset Value 00h

This register allows the user to program the level of Double-Talk Detection Threshold (DTDT). The 16 bit 2's complement linear value **defaults** to 4800h= 0.5625 or -5 dB. The maximum value is 7FFFh = 0.9999 or 0 dB. The high byte is in Register 2 and the low byte is in Register 1.

Echo Canceller A, Non-Linear Processor Threshold Register 2 ADDRESS = 19h WRITE/READ VERIFY Echo Canceller B, Non-Linear Processor Threshold Register 2 ADDRESS = 39h WRITE/READ VERIFY


NLPTHR



Power Reset Value 08h

Echo Canceller A, Non-Linear Processor Threshold Register 1 ADDRESS = 18h WRITE/READ VERIFY Echo Canceller B, Non-Linear Processor Threshold Register 1 ADDRESS = 38h WRITE/READ VERIFY

NLPTHR




Power Reset Value 00h

This register allows the user to program the level of the Non-Linear Processor Threshold (NLPTHR). The 16 bit 2's complement linear value **defaults** to 0800h = 0.0625 or -24.1 dB. The maximum value is 7FFFh = 0.9999 or 0 dB. The high byte is in Register 2 and the low byte is in Register 1.

Echo Canceller A, Adaptation Step Size (MU) Register 2 Echo Canceller B, Adaptation Step Size (MU) Register 2

ADDRESS = 1Bh WRITE/READ VERIFY ADDRESS = 3Bh WRITE/READ VERIFY

MU




Power Reset Value 40h

Echo Canceller A, Adaptation Step Size (MU) Register 1 Echo Canceller B, Adaptation Step Size (MU) Register 1

ADDRESS = 1Ah WRITE/READ VERIFY ADDRESS = 3Ah WRITE/READ VERIFY

MU



Power Reset Value 00h

This register allows the user to program the level of MU. MU is a 16 bit 2's complement value which defaults to 4000h = 1.0 The high byte is in Register 2 and the low byte is in Register 1.

# **Applications**




Figure 11 - (Basic Rate ISDN) Wireless Application Diagram




Figure 12 - (Analog Trunk) Wireless Application Diagram




Figure 13 - (Analog Trunk) Wireless Application Diagram




Figure 14 - (Basic Rate ISDN) Wired Telephone Application Diagram

# **Absolute Maximum Ratings\***

	Parameter	Symbol	Min.	Max.	Units
1	Supply Voltage	$V_{DD}$ - $V_{SS}$	-0.3	7.0	V
2	Voltage on any digital pin	V <sub>i/o</sub>	V <sub>SS</sub> -0.3	V <sub>DD</sub> + 0.3	V
3	Continuous Current on any digital pin	I <sub>i/o</sub>		±20	mA
4	Storage Temperature	T <sub>ST</sub>	-65	150	°C
5	Package Power Dissipation	P <sub>D</sub>		500	mW

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

# $\textbf{Recommended Operating Conditions} \text{ - Voltages are with respect to ground ($V_{SS}$) unless otherwise stated.}$

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Supply Voltage	V <sub>DD</sub>	4.5	5.0	5.5	V	
2	TTL Input High Voltage		2.4		$V_{DD}$	V	400mV noise margin
3	TTL Input Low Voltage		$V_{SS}$		0.4	V	400mV noise margin
4	CMOS Input High Voltage		4.5		$V_{DD}$	<b>V</b>	
5	CMOS Input Low Voltage		$V_{SS}$		0.5	٧	
6	Operating Temperature	T <sub>A</sub>	-40		+85	°C	

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

# $\label{eq:DC_equation} \textbf{DC_Electrical_Characteristics*} \text{ - Voltages are with respect to ground ($V_{SS}$) unless otherwise stated.}$

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Conditions/Notes
1	Supply Current	I <sub>CC</sub>		50	100	μA mA	PWRDN = 0 PWRDN = 1, clocks active
2	Input HIGH voltage (TTL)	V <sub>IH</sub>	2.0			V	All except MCLK,Sin,Rin
3	Input LOW voltage (TTL)	V <sub>IL</sub>			0.8	V	All except MCLK,Sin,Rin
4	Input HIGH voltage (CMOS)	V <sub>IHC</sub>	3.5			V	MCLK,Sin,Rin
5	Input LOW voltage (CMOS)	V <sub>ILC</sub>			1.5	V	MCLK,Sin,Rin
6	Input leakage current	I <sub>IH</sub> /I <sub>IL</sub>		0.1	10	μΑ	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>DD</sub>
7	High level output voltage	V <sub>OH</sub>	0.9V <sub>DD</sub>			>	I <sub>OH</sub> =2.5mA
8	Low level output voltage	V <sub>OL</sub>			0.1V <sub>DD</sub>	>	I <sub>OL</sub> =5.0mA
9	High impedance leakage	I <sub>OZ</sub>		1	10	μΑ	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>DD</sub>
10	Output capacitance	C <sub>o</sub>		10		pF	
11	Input capacitance	C <sub>i</sub>		8		pF	
12	PWRDN Positive Threshold Voltage Hysteresis Negative Threshold Voltage	V+ V <sub>H</sub> V-	3.75	1.0	1.25	V V V	

 <sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
 \* DC Electrical Characteristics are over recommended temperature and supply voltage.

# AC Electrical Characteristics $^{\dagger}$ - Serial Data Interfaces (see Figures 16 and 17) Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

	Characteristics	Sym.	Min.	Max.	Units	Test Notes
1	MCLK Clock High	t <sub>MCH</sub>	20		ns	
2	MCLK Clock Low	t <sub>MCL</sub>	20		ns	
3	MCLK Frequency Dual Channel Single Channel	f <sub>DCLK</sub> f <sub>SCLK</sub>	19.15 9.58	20.5	MHz MHz	
4	BCLK/C4i Clock High	t <sub>BCH,</sub> t <sub>C4H</sub>	90		ns	
5	BCLK/C4i Clock Low	t <sub>BLL,</sub> t <sub>C4L</sub>	90		ns	
6	BCLK/C4i Period	t <sub>BCP</sub>	240	7900	ns	
7	SSI Enable Strobe to Data Delay (first bit)	t <sub>SD</sub>		80	ns	C <sub>L</sub> =150pF
8	SSI Data Output Delay (excluding first bit)	t <sub>DD</sub>		80	ns	C <sub>L</sub> =150pF
9	SSI Output Active to High Impedance	t <sub>AHZ</sub>		80	ns	C <sub>L</sub> =150pF
10	SSI Enable Strobe Signal Setup	t <sub>SSS</sub>	10	t <sub>BCP</sub> -15	ns	
11	SSI Enable Strobe Signal Hold	t <sub>SSH</sub>	15	t <sub>BCP</sub> -10	ns	
12	SSI Data Input Setup	t <sub>DIS</sub>	10		ns	
13	SSI Data Input Hold	t <sub>DIH</sub>	15		ns	
14	F0i Setup	t <sub>F0iS</sub>	20	150	ns	
15	F0i Hold	t <sub>F0iH</sub>	20	150	ns	
16	ST-BUS Data Output delay	t <sub>DSD</sub>		80	ns	C <sub>L</sub> =150pF
17	ST-BUS Output Active to High Impedance	t <sub>ASHZ</sub>		80	ns	C <sub>L</sub> =150pF
18	ST-BUS Data Input Hold time	t <sub>DSH</sub>	20		ns	
19	ST-BUS Data Input Setup time	t <sub>DSS</sub>	20		ns	
20	F0od Delay	t <sub>DFD</sub>		80	ns	C <sub>L</sub> =150pF
21	F0od Pulse Width Low	t <sub>DFW</sub>	200		ns	C <sub>L</sub> =150pF

<sup>†</sup> Timing is over recommended temperature and power supply voltages.

# AC Electrical Characteristics<sup>†</sup> - Microport Timing (see Figure 16)

	Characteristics	Sym.	Min.	Max.	Units	Test Notes
1	Input Data Setup	t <sub>IDS</sub>	100		ns	
2	Input Data Hold	t <sub>IDH</sub>	30		ns	
3	Output Data Delay	t <sub>ODD</sub>		100	ns	C <sub>L</sub> =150pF
4	Serial Clock Period	t <sub>SCP</sub>	500		ns	
5	SCLK Pulse Width High	t <sub>SCH</sub>	250		ns	
6	SCLK Pulse Width Low	t <sub>SCL</sub>	250		ns	
7	CS Setup-Intel	t <sub>CSSI</sub>	200		ns	
8	CS Setup-Motorola	t <sub>CSSM</sub>	100		ns	
9	CS Hold	t <sub>CSH</sub>	100		ns	
10	CS to Output High Impedance	t <sub>OHZ</sub>		100	ns	C <sub>L</sub> =150pF

<sup>†</sup> Timing is over recommended temperature range and recommended power supply voltages.

Characteristic	Symbol	TTL Pin	CMOS Pin	Units
TTL reference level	V <sub>TT</sub>	1.5	-	V
CMOS reference level	V <sub>CT</sub>	-	0.5*V <sub>DD</sub>	V
Input HIGH level	V <sub>H</sub>	2.4	0.9*V <sub>DD</sub>	V
Input LOW level	V <sub>L</sub>	0.4	0.1*V <sub>DD</sub>	V
Rise/Fall HIGH measurement point	V <sub>HM</sub>	2.0	0.7*V <sub>DD</sub>	V
Rise/Fall LOW measurement point	V <sub>HL</sub>	0.8	0.3*V <sub>DD</sub>	V

Table 8 - Reference Level Definition for Timing Measurements




Figure 15 - Master Clock - MCLK

Notes: 1. CMOS output
2. TTL input compatible
3. CMOS input
(see Table 8 for symbol definitions)




Figure 16 - SSI Data Port Timing

Notes: 1. CMOS output 2. TTL input compatible 3. CMOS input

(see Table 8 for symbol definitions)




Figure 17 - ST-BUS Data Port Timing

Notes: 1. CMOS output
2. TTL input compatible
3. CMOS input
(see Table 8 for symbol definitions)




Figure 18 - INTEL Serial Microport Timing

Notes: 1. CMOS output 2. TTL input compatible 3. CMOS input

(see Table 8 for symbol definitions)








Figure 19 - MOTOROLA Serial Microport Timing

Notes: 1. CMOS output
2. TTL input compatible
3. CMOS input
(see Table 8 for symbol definitions)









	Min	Max	Min	Max		
	mm	mm	<u>Inches</u>	<u>Inches</u>		
Α		6.35		0.250		
A1	0.38		0.015			
A2	3.18	4.95	0.125	0.195		
В	0.36	0.56	0.014	0.022		
B1	0.76	1.78	0.030	0.070		
С	0.20	0.38	0.008	0.015		
D	35.05	39.75	1.380	1.565		
D1	0.13		0.005			
Е	15.24	15.88	0.600	0.625		
E1	12.32	14.73	0.485	0.580		
е	2.54	BSC	0.100	BSC		
eА	15.24	BSC	0.600	BSC		
eВ		17.78		0.700		
L	2.92	5.08	0.115	0.200		
Ν	2	8	28			
Confo	Conforms to Jedec MS-011AB ISS.B					

#### Notes:


1. Controlling Dimensions are in inches
2. Dimension A, A1 and L are measured with the package seated in the Seating Plane
3. Dimensions D & E1 do not include mould flash or protrusions. Mould flash or protrusion shall not exceed 0.010 inch.
4. Dimensions E & eA are measured with leads constrained to be perpendicular to plane T.
5. Dimensions eB & eC are measured at the lead tips with the leads unconstrained; eC must be zero or greater.


© Zarlink Semiconductor 2005. All rights reserved.						
ISSUE	1	2	3	4		
ACN	7010	203532	213102	CDCA		
DATE	20Apr95	25Nov97	15Jul02	02Dec05		
APPRD.						



	rackage code DA
Previous package codes	Package Outline for
DP / E	28 lead 600mils PDIP
	GPD00072

Package Code





	Control D	imensions	Altern. Di	imensions		
Symbol	in inc	hes	in millimetres			
	MIN	MAX	MIN	MAX		
Α	0.165	0.180	4.19	4.57		
A1	0.090	0.120	2.29	3.05		
A2	0.062	0.083	1.57	2.11		
А3	0.042	0.056	1.07	1.42		
A4	0.020	_	0.51	_		
D	0.485	0.495	12.32	12.57		
D1	0.450	0.456	11.43	11.58		
D2	0.191	0.219	4.85	5.56		
E	0.485	0.495	12.32	12.57		
E1	0.450	0.456	11.43	11.58		
E2	0.191	0.219	4.85	5.56		
В	0.026	0.032	0.66	0.81		
b	0.013	0.021	0.33	0.53		
е	0.050 BSC   1.27 BSC					
	Pin features					
ND	7					
NE	7					
N	28					
Note	Square					
Conforms to JEDEC MS-018AB Iss. A						

#### Notes:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982
- 2. Dimensions D1 and E1 do not include mould protrusions.
  Allowable mould protrusion is 0.010" per side. Dimensions D1 and E1 include mould protrusion mismatch and are determined at the parting line, that is D1 and E1 are measured at the extreme material condition at the upper or lower parting line.
- 3. Controlling dimensions in Inches.
- 4. "N" is the number of terminals.
- 5. Not To Scale
- 6. Dimension R required for 120° minimum bend.

© Zarlink Semiconductor 2002 All rights reserved.			ts reserved.				Package Code () A
ISSUE	1	2	3		ZARLINK SEMICONDUCTOR	Previous package codes	Package Outline for 28 lead PLCC
ACN	5958	207469	212422			HP / P	
DATE	15Aug94	10Sep99	22Mar02		SEMICONDUCTOR	,	
APPRD.							GPD00002



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE