nsemi

Low Current LED Driver

NUD4011

This device is designed to replace discrete solutions for driving LEDs in AC/DC high voltage applications (up to 200 V). An external resistor allows the circuit designer to set the drive current for different LED arrays. This discrete integration technology eliminates individual components by combining them into a single package, which results in a significant reduction of both system cost and board space. The device is a small surface mount package (SO−8).

Features

- Supplies Constant LED Current for Varying Input Voltages
- External Resistor Allows Designer to Set Current up to 70 mA
- Offered in Surface Mount Package Technology (SO−8)
- This is a Pb−Free Device

Benefits

- Maintains a Constant Light Output During Battery Drain
- One Device can be used for Many Different LED Products
- Reduces Board Space and Component Count
- Simplifies Circuit and System Designs

Typical Applications

- Portables: For Battery Back−up Applications, also Simple Ni−CAD Battery Charging
- Industrial: General Lighting Applications and Small Appliances
- Automotive: Tail Lights, Directional Lights, Back−up Light, Dome Light

PIN FUNCTION DESCRIPTION

SO−8 CASE 751

MARKING DIAGRAM

(Note: Microdot may be in either location)

PIN CONFIGURATION AND SCHEMATIC

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, [BRD8011/D](https://www.onsemi.com/pub/collateral/brd8011-d.pdf).

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. $V_{drop} = V_{in} - 0.7 V - V_{LEDs}$.

THERMAL CHARACTERISTICS

2. Mounted on FR−4 board, 2 in sq pad, 1 oz coverage.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Deviceís pin 4 connected to the LEDs array (as shown in Figure [5\)](#page-3-0).

4. $V_{over} = V_{in} - V_{LEDs}$.

TYPICAL PERFORMANCE CURVES

 $(T_A = 25^\circ \text{C}$ UNLESS OTHERWISE NOTED)

APPLICATION INFORMATION

Design Guide for DC Applications

- 1. Define LED's current: $A I_{LED} = 30$ mA
- 2. Calculate Resistor Value for R_{ext} : A $R_{ext} = V_{sense}$ (see Figure [2](#page-2-0)) / I_{LED} B R_{ext} = $0.7(T_J = 25 °C) / 0.030 = 24 \Omega$
- 3. Define V_{in} : A Per example in Figure 5, V_{in} = 120 Vdc
- 4. Define $V_{LED} @ I_{LED}$ per LED supplier's data sheet: per example in Figure 5, A V_{LED} = 3.0 V (30 LEDs in series) B V_{LEDs} = 90 V
- 5. Calculate Vdrop across the NUD4001 device: $A V_{drop} = V_{in} - V_{sense} - V_{LEDs}$ $B V_{drop} = 120 V - 0.7 V - 90 V$ $CV_{drop} = 29.3 V$
- 6. Calculate Power Dissipation on the NUD4001 device's driver: A P_{D} _{driver} = V_{drop} * I_{out} $B P_{D_{\text{driver}}}$ = 29.3 V \times 0.030 A C P_D driver = 0.879 W
- 7. Establish Power Dissipation on the NUD4001 device's control circuit per below formula: A P_D control = $(V_{in} - 1.4 - V_{LEDs})^2 / 20,000$ $B P_D$ control = 0.040 W
- 8. Calculate Total Power Dissipation on the device: A P_{D_total} = P_{D_driver} + P_{D_control} B P_{D_total} = $0.879 W + 0.040 W = 0.919 W$
- 9. If P_D total > 1.13 W (or derated value per Figure [3](#page-2-0)), then select the most appropriate recourse and repeat steps 1−8: A Reduce Vin B Reconfigure LED array to reduce V_{drop} C Reduce I_{out} by increasing R_{ext} D Use external resistors or parallel device's configuration
- 10. Calculate the junction temperature using the thermal information on Page 8 and refer to Figure [4](#page-2-0) to check the output current drop due to the calculated junction temperature. If desired, compensate it by adjusting the value of R_{ext} .

Figure 5. 120 V Application (Series LEDís Array)

APPLICATION INFORMATION (CONTINUED)

Design Guide for AC Applications

- 1. Define LED's current: $A I_{IFD} = 30 mA$
- 2. Define V_{in} : A Per example in Figure [5](#page-3-0), V_{in} = 120 Vac
- 3. Define V_{LED} @ I_{LED} per LED supplier's data sheet:
	- A Per example in Figure 6, $V_{LED} = 3.0 V (30 LEDs in series)$ $V_{LEDs} = 90 V$
- 4. Calculate Resistor Value for R_{ext} :
	- The calculation of the R_{ext} for AC applications is totally different than for DC. This is because current conduction only occurs during the time that the ac cycles' amplitude is higher than V_{LEDs} . Therefore R_{ext} calculation is now dependent on the peak current value and the conduction time.

A Calculate θ for V_{LEDs} = 90 V:

 $V = V_{peak} \times \sin \theta$ $90 \text{ V} = (120 \times \sqrt{2}) \times \text{Sin } \theta$ $\theta = 32.027^\circ$

B Calculate conduction time for $\theta = 32.027^{\circ}$. For a sinuousoidal waveform Vpeak happens at $\theta = 90^{\circ}$. This translates to 4.165 ms in time for a

60 Hz frequency, therefore 32.027° is 1.48 ms and finally:

Conduction time

 $= (4.165 \text{ ms} - 1.48 \text{ ms}) \times 2$

$= 5.37$ ms

C Calculate the I_{peak} needed for I_(avg) = 30 mA Since a full bridge rectifier is being used (per Figure 6), the frequency of the voltage signal applied to the NUD4011 device is now 120 Hz. To simplify the calculation, it is assumed that the 120 Hz waveform is square shaped so that the following formula can be used:

 $I_{\text{(avg)}} = I_{\text{peak}} \times \text{duty cycle};$ If 8.33 ms is 100% duty cycle, then 5.37 ms is 64.46%, then:

 $I_{\text{peak}} = I_{\text{(avg)}} / \text{duty cycle}$ $I_{peak} = 30$ mA / $0.645 = 46$ mA D Calculate R_{ext} $R_{ext} = 0.7 V / I_{peak}$ $R_{ext} = 15.21 \Omega$

5. Calculate V_{drop} across the NUD4011 device: $A V_{drop} = V_{in} - V_{sense} - V_{LEDs}$ $B V_{drop} = 120 V - 0.7 V - 90 V$ C V_{drop} = 29.3 V

6. Calculate Power Dissipation on the NUD4011 device's driver:

A P_{D-driven} =
$$
V_{drop} * I_{(avg)}
$$

B P_{D-driven} = 29.3 V × 0.030 A
C P_{D-driven} = 0.879 W

7. Establish Power Dissipation on the NUD4011 device's control circuit per below formula:

A PD_control = (Vin ñ 1.4 ñ VLEDs) / 20,000 B PD_control = 0.040 W

- 8. Calculate Total Power Dissipation on the device: A P_D total = P_D driver + P_D control $B P_{D_{total}} = 0.879 W + 0.040 W = 0.919 W$
- 9. If P_D total > 1.13 W (or derated value per Figure [3](#page-2-0)), then select the most appropriate recourse and repeat steps 1−8: A Reduce Vin B Reconfigure LED array to reduce V_{drop} C Reduce I_{out} by increasing R_{ext} D Use external resistors or parallel device's configuration
- 10. Calculate the junction temperature using the thermal information on Page 8 and refer to Figure [4](#page-2-0) to check the output current drop due to the calculated junction temperature. If desired, compensate it by adjusting the value of R_{ext} .

TYPICAL APPLICATION CIRCUITS

Figure 7. 120 Vdc Application Circuit for a Series Array of 30 LEDs (3.0 V, 20 mA)

Figure 8. 120 Vac Application Circuit for a Series Array of 30 LEDs (3.0 V, 20 mA)

TYPICAL APPLICATION CIRCUITS (continued)

Figure 9. 120 Vdc Application with PWM / Enable Function, 30 LEDs in Series (3.0 V, 20 mA)

Figure 10. 120 Vac Application with PWM / Enable Function, 30 LEDs in Series (3.0 V, 20 mA)

THERMAL INFORMATION

NUD4011 Power Dissipation

The power dissipation of the SO−8 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the SO–8 package, P_D can be calculated as follows:

$$
P_D = \frac{T_{Jmax} - T_A}{R_{\theta J A}}
$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25 \degree C, one can calculate the power dissipation of the device which in this case is 1.13 W.

$$
P_D = \frac{150^{\circ}C - 25^{\circ}C}{110^{\circ}C} = 1.13 W
$$

The 110°C/W for the SO−8 package assumes the use of a FR−4 copper board with an area of 2 square inches with 2 oz coverage to achieve a power dissipation of 1.13 W. There are other alternatives to achieving higher dissipation from the SOIC package. One of them is to increase the copper area to

reduce the thermal resistance. Figure 11 shows how the thermal resistance changes for different copper areas. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad®. Using a board material such as Thermal Clad or an aluminum core board, the power dissipation can be even doubled using the same footprint.

Figure 11. -JA versus Board Area

Figure 12. Transient Thermal Response

Thermal Clad is a registered trademark of the Bergquist Company.

onsemi

SCALE 1:1

SOIC−8 NB CASE 751−07 ISSUE AK

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

not follow the Generic Marking.

SOIC−8 NB CASE 751−07 ISSUE AK

STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR
4. EMITTER **EMITTER** 5. EMITTER
6. BASE 6. BASE
7 RASE 7. BASE
8. EMIT **EMITTER** STYLE 5: PIN 1. DRAIN
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. DRAIN
5. GATE 5. GATE 6. GATE 7. SOURCE 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON
2. COLLECTOR. DIE #1 2. COLLECTOR, DIE #1
3. COLLECTOR, DIE #2 3. COLLECTOR, DIE #2
4. EMITTER. COMMON 4. EMITTER, COMMON
5. EMITTER, COMMON 5. EMITTER, COMMON
6. BASE. DIE #2 6. BASE, DIE #2 7. BASE, DIE #1
8. EMITTER, CO EMITTER, COMMON STYLE 13: PIN 1. N.C.
2. SOU 2. SOURCE
3. SOURCE 3. SOURCE 4. GATE
5. DRAIN 5. DRAIN 6. DRAIN
7. DRAIN 7. DRAIN
8. DRAIN **DRAIN** STYLE 17: PIN 1. VCC
2. V2O 2. V₂OUT 3. V1OUT 4. TXE 5. RXE
6 VFF 6. VEE
7. GND 7. GND ACC STYLE 21: PIN 1. CATHODE 1
2. CATHODE 2 2. CATHODE 2
3 CATHODE 3 CATHODE 3 4. CATHODE 4 5. CATHODE 5
6. COMMON AL 6. COMMON ANODE
7. COMMON ANODE 7. COMMON ANODE CATHODE 6 STYLE 25: PIN 1. VIN 2. N/C
3. REX 3. REXT 4. GND
5. IOUT 5. IOUT 6. **IOUT**
7. **IOUT** 7. IOUT 8. IOUT STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1
PIN 1. COLLECTOR, #1 2. COLLECTOR, #1
3. COLLECTOR, #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2
6. EMITTER, 6. EMITTER, $#2$
7 BASE $#1$ 7. BASE, #1
8. EMITTER EMITTER, #1 STYLE 6: PIN 1. SOURCE
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. SOURCE
5. SOURCE 5. SOURCE
6. GATE 6. GATE
7. GATE 7. GATE
7. GATE
8. SOUR **SOURCE** STYLE 10: PIN 1. GROUND
2. BIAS 1 2. BIAS 1
3. OUTPU 3. OUTPUT
4. GROUND 4. GROUND
5. GROUND 5. GROUND
6. BIAS 2 6. BIAS 2
7. INPUT 7. INPUT
8. GROU GROUND STYLE 14: PIN 1. N–SOURCE
2. N–GATE 2. N−GATE 3. P−SOURCE 4. P−GATE 5. P−DRAIN 6. P−DRAIN 7. N−DRAIN 8. N−DRAIN STYLE 18: PIN 1. ANODE 2. ANODE
3. SOURC 3. SOURCE
4. GATE 4. GATE
5. DRAIN 5. DRAIN
6 DRAIN 6. DRAIN
7. CATHC 7. CATHODE **CATHODE** STYLE 22: PIN 1. I/O LINE 1
2. COMMON 2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND STYLE 26: PIN 1. GND
2. dv/dt 2. dv/dt
3. ENAI 3. ENABLE
4. ILIMIT 4. ILIMIT
5. SOUR 5. SOURCE
6. SOURCE 6. SOURCE 7. SOURCE 8. VCC STYLE 30:
PIN 1. D PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2
4. SOURC 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2
7. SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1
3. DRAIN, #2 3. DRAIN, #2
4. DRAIN, #2 4. DRAIN, #2
5. GATE, #2 5. GATE, #2
6. SOURCE 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT
2. EXTER 2. EXTERNAL BYPASS
3. THIRD STAGE SOUR 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1
2. GATE 1 2. GATE 1
3. SOURC 3. SOURCE 2 4. GATE 2
5. DRAIN 2 5. DRAIN 2 6. DRAIN 2
7. DRAIN 1 7. DRAIN 1
8. DRAIN 1 DRAIN 1 STYLE 15: PIN 1. ANODE 1
2. ANODE 1 2. ANODE 1
3 ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON STYLE 19: PIN 1. SOURCE 1
2. GATE 1 2. GATE 1
3. SOURC 3. SOURCE 2 4. GATE 2
5. DRAIN 2 5. DRAIN 2
6 MIRROB 6. MIRROR 2
7. DRAIN 1 7. DRAIN 1 MIRROR 1 STYLE 23: PIN 1. LINE 1 IN
2. COMMON 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN
5. LINE 2 OU 5. LINE 2 OUT 6. COMMON ANODE/GND
7. COMMON ANODE/GND **7. COMMON ANODE/GND**
8. LINE 1 OUT LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+
5. SOURC 5. SOURCE
6. SOURCE 6. SOURCE
7. SOURCE 7. SOURCE
8 DRAIN **DRAIN**

DATE 16 FEB 2011

STYLE 4: PIN 1. ANODE 2. ANODE
3. ANODE 3. ANODE 4. ANODE 5. ANODE
5. ANODE
6. ANODE 6. ANODE
7 ANODE 7. ANODE COMMON CATHODE STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2
4. COLLECT 4. COLLECTOR, #2
5. COLLECTOR, #2 5. COLLECTOR, #2
6. EMITTER, #2
7. EMITTER, #1 6. EMITTER, #2 7. EMITTER, #1
8. COLLECTOR COLLECTOR, #1 STYLE 12: PIN 1. SOURCE
2. SOURCE 2. SOURCE
3. SOURCE 3. SOURCE 4. GATE
5. DRAIN 5. DRAIN
6. DRAIN
7. DRAIN **DRAIN** 7. DRAIN
8. DRAIN DRAIN STYLE 16: PIN 1. EMITTER, DIE #1
2. BASE, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2
5. COLLECTOR, 5. COLLECTOR, DIE #2
6. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE (N)
2. GATE (N) 2. GATE (N)
3. SOURCE 3. SOURCE (P)
4. GATE (P) 4. GATE (P) 5. DRAIN
6 DRAIN 6. DRAIN
7. DRAIN 7. DRAIN
8. DRAIN **DRAIN** STYLE 24: PIN 1. BASE
2. EMITT 2. EMITTER
3 COLLECT COLLECTOR/ANODE 4. COLLECTOR/ANODE
5. CATHODE 5. CATHODE 6. CATHODE
7. COLLECT 7. COLLECTOR/ANODE
8. COLLECTOR/ANODE COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND
5. V_MC
6. VBUL 5. V_MON 6. VBULK
7. VBULK 7. VBULK 8. VIN

7. SOURCE 1/DRAIN 2
8. GATE 1 GATE 1

onsemi and ONSEM are trademarks of Semiconductor Components Industries. LLC dba **onsemi** or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does **onsemi** assum special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

5. COLLECTOR, #2
6. COLLECTOR, #2 6. COLLECTOR, #2
6. COLLECTOR, #2
7. COLLECTOR, #1 7. COLLECTOR, #1 COLLECTOR, #1

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** www.onsemi.com/support/sales