

DATASHEET

UJT060A0X43-SRPZ: Non-Isolated Modules

7.5 to 14.4 V_{DC} input; 0.5 to $2V_{DC}$ output; 60A output current



RoHS Compliant

The UJT060A0X43-SRPZ Digital MicroDLynx IITM modules are non-isolated DC-DC converters that can deliver up to 60A of output current. The modules operate over a 7.5 to 14.4VDC input range and provide an adjustable, precisely regulated output voltage from 0.5 to 2VDC. Output voltage is programmable via an external resistor divider or PMBus command. Features include the PMBus digital protocol, remote On/Off, Power Good, overcurrent, overvoltage and overtemperature protection. It includes a real-time compensation loop for optimizing the dynamic response to match the load.

Applications

- High current voltage rails for ASICs/high-performance processors
- High-current FPGA power (e.g. Xilinx, Intel)
- High-performance ARM processor power
- Networking processors (e.g. Broadcom, Marvell, NXP)
- Artificial intelligence (AI) processors and applications
- Distributed power architectures

- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment
- Test and measurement equipment

Features

- Wide input voltage range: 7.5 to 14.4V_{DC}
- Digital output voltage programming 0.5 to 2V_{DC} via external resistor divider or PMBus™
- Delivers up to 60A output current
- Operation of up to 4 modules in parallel
- Charge mode controller provides fast transient response, reduced output capacitance and increased stability
- Tightly regulated output voltage
- Low output ripple and noise
- Fixed switching frequency with capability of an external synchronization
- Small Size: 20.32 x 11.43mm², height 12.95mm MAX
 0.800 x 0.450inch², height 0.510inch MAX
- Digital interface compliant to PMBus™ Rev.1.3 protocol
- Positive remote On/Off logic

- Tracking and output voltage sequencing
- Black-box fault recording
- Input and output OV/UV protection
- Cycle-by-cycle output OCP/UCP
- Over/under temperature protection
- Wide operating temperature range -40°C to 85°C
- UL* 62368-1, 2nd Ed. Recognized, and TUV (EN62368-1, 2nd Ed.) Licensed
- ISO** 9001 and ISO 14001 certified manufacturing facilities
- Compliant to RoHS II EU "Directive 2011/65/EU" and amended "Directive (EU) 2015/863"
- Compatible in a Pb-free or SnPb reflow environment
- Compliant to IPC-9592B (Nov. 2012), Category 2, Class: I,
- Compliant to REACH Directive (EC) No 1907/2006

Electrical Specifications



Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Min	Max	Unit
Input Voltage (Continuous)	V_{in}	-0.3	15	V
CLK, DATA, SMBALERT, SYNC, ON/OFF, PG, DDC, V5P, SEQ, VS+, VS-		-0.3	6	V
VSET/SA, V1P5, ISHARE		-0.3	3	V
Operating Ambient Temperature	T _A	-40	85	°C
Storage Temperature	T _{stg}	-55	125	°C

CAUTION: This power module is not internally fused. An input line fuse must always be used.

This power module can be used in a wide variety of applications, ranging from simple standalone operation to an integrated part of sophisticated power architecture. To preserve maximum flexibility, internal fusing is not included, however, to achieve maximum safety and system protection, always use an input line fuse. The safety agencies require a fuse with a maximum rating of 35A (see Safety Considerations section). Based on the information provided in this Data Sheet on inrush energy and maximum dc input current, the same type of fuse with a lower rating can be used. Refer to the fuse manufacturer's Data Sheet for further information.

Recommended Operating Conditions

Parameter	Symbol	Min	Nominal	Max	Unit
Input Voltage (continuous)	$V_{in} \ V_{in,nom}$	7.5	12	14.4	V
Output voltage	Vo	0.5	1.2	2.0	V
Output current (continuous), $V_o = V_{o, min}$ to $V_{o, max}$	l _{out}	0		60	А
CLK, DATA, SMBALERT, SYNC, ON/OFF, PG, DDC, V5P, SEQ, VS+, VS-				5.0	V

© 2021 ABB. All rights reserved.

Electrical Specifications



Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions.

Parameter	Condition	Symbol	Min	Typical	Max	Unit
Operating Input Voltage	All	V_{in}	7.5	12	14.4	Vdc
Maximum Input Current (V _{in} =7.5V to 14.4V, I _o =I _{o, max})	All	I _{in, max}			18.5	Adc
Input No Load Current (V _{in} = 12V, I _o = 0, module enabled)	V _{o, set} = 0.5Vdc	I _{in, no load}		80		mA
Input No Load Current (V _{in} = 12V, I _o = 0, module enabled)	V _{o, set} = 2.0 Vdc	I _{in, no load}		100		mA
Input Stand-by Current (V _{in} = 12V, module disabled)	All	I _{in, stand-by}		25		mA
Inrush Transient	All	l ² t			1	A ² s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1µH source impedance; V _{in} =7.5V to 14.4V, I _o = I _{o,max} ; See Test Configurations)	All			40		mA _{pk} .
Input Ripple Rejection (120Hz)	All			-58		dB
Output Voltage Set-point accuracy over entire output range $\underline{0 \text{ to } 85^{\circ}\text{C}, V_{o}} = \text{over entire range}$ -40 to 85°C, V_{o} = over entire range	All	$V_{o,set}$	<u>-0.5</u> -0.7		+0.5 +0.7	%V _{o, set}
Voltage Regulation ¹	All			0.15		%V _{o, set}
Line Regulation ($V_{in}=V_{in, min}$ to $V_{in, max}$) Load Regulation ($I_o=I_{o, min}$ to $I_{o, max}$)	All			0.15		%V _{o, set}

FOOTNOTES

^{*} UL is a registered trademark of Underwriters Laboratories, Inc.

 $^{^\}dagger \textit{CSA}$ is a registered trademark of Canadian Standards Association.

 $^{{}^{\}ddagger}\!\text{VDE}$ is a registered trademark of Verband Deutscher Elektrotechniker e..V.

 $[\]ensuremath{^{**}}\xspace$ ISO is a registered trademark of the International Organization of Standard

 $[\]hbox{\it\# The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF) } \\$

 $^{^{1}\,}$ Worst case Line and load regulation data, all temperatures, from design verification testing as per IPC9592.

Electrical Specifications (continued)



Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information. PMBus adjustable parameters show default setting.

Parameter	Device	Symbol	Min	Typi- cal	Max	Unit
Adjustment Range (selected by an external resistor divider)	All	Vo	0.6		1.8	Vdc
PMBus Adjustable Output Voltage	All	Vo	0.5		2.0	Vdc
PMBus Output Voltage Adjustment Step Size	All			±0.05		$%V_{o,set}$
Remote Sense Range	All				0.5	Vdc
Output Ripple and Noise on nominal output $(V_{in} = 12V, V_o = V_{o, min} \text{ to } V_{o, max} \text{ and } I_o = I_{o, min} \text{ to } I_{o, max}$ $C_o = 4 \times 0.1 \text{uF} \parallel 12 \times 47 \text{uF} \parallel 2 \times 330 \text{uF})$ Peak-to-Peak (5Hz to 20MHz bandwidth)	All			22 4.8		${\sf mV_{pk-pk}} \ {\sf mV_{rms}}$
RMS (5Hz to 20MHz bandwidth)						
External Capacitance						
ESR ≥ 0.15 mΩ	All	C _o	330		560	μF
ESR ≥ 10 mΩ	All	Co	660		15000	μF
Output Current (in source mode)	All	I _{o,max}			60	A _{dc}
Output Current (in sink mode)	All	$I_{o,max}$	-50			A_{dc}
Output Current Limit Inception (Hiccup Mode), see current measurement accuracy I _{ACC}	All	I _{o, lim}		73		Α
Efficiency (V _{in} = 12Vdc, T _A =25°C, I _o =I _{o, max} , V _o = V _{o, set})	V _{o, set} = 0.6Vdc	η		82.0		%
	V _{o, set} = 1.0Vdc	η		86.9		%
	V _{o, set} = 1.2Vdc	η		88.2		%
	V _{o, set} = 1.8Vdc	η		90.6		%
	$V_{o, set} = 2.0Vdc$	η		91.2		%
Switching Frequency	All	f_{sw}		500		kHz
Frequency Synchronization						
Synchronization Frequency Range	All		450		550	%
High-Level Input Voltage	All	V_{IH}	2.0			V
Low-Level Input Voltage	All	V_{IL}			0.4	V
Minimum Pulse Width, SYNC	All	t_{SYNC}	200			ns
Maximum SYNC rise time	All	t _{SYNC_SH}			10	ns

General Specifications



Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information. PMBus adjustable parameters show default setting.

I _{IH} V _{IH} I _{IL} V _{IL}	2.1		1 5	μA V
V _{IH} I _{IL} V _{IL}			5	V
V _{IH} I _{IL} V _{IL}			5	V
I _{IL}			1	
V _{IL}	0			
V _{IL}	0			
V _{IL}	0			μΑ
			0.5	V
_				
_				
T_{delay}		1.5		msec
T_{delay}		15		msec
T_{rise}		4		msec
			3	%V _{O, set}
				0,500
T_{OT}		125		°C
T_{WARN}		110		°C
V_{SEQ} – V	' 0		100	mV
V _{SEQ} –V	' 0		100	mV
		6.9		Vdc
		6.6		Vdc
		0.3		Vdc
	6.9		14	Vdc
	8			mVdc
		108		$%V_{o, set}$
		110		%V _{o, set}
		90		%V _{o, set}
		88		%V _{o, set}
		10	5.1	kΩ
	-		5	mA
		60,158,012		Hours
		8.5(0.3)		g(oz.)
	Tot Twarn Vseq -V Vseq -V	T _{ot} T _{warn} V _{seq} –Vo V _{seq} –Vo 8	T _{rise} 4 T _{ot} 125 T _{WARN} 110 V _{SEQ} -Vo V _{SEQ} -Vo 8 6.9 6.6 0.3 6.9 8 108 110 90 88 110 90 88 110 - 60,158,012	T _{rise} 4 T _{ot} 125 T _{WARN} 110 V _{SEQ} -Vo 100 V _{SEQ} -Vo 100 6.9 6.6 0.3 6.9 6.6 0.3 14 8 108 110 90 88 110 90 88 10 5.1 - 5

¹ Default factory settings.

Feature Interface Specifications



Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Conditions	Symbol	Min	Typical	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		V _{IH}	2.1			V
Input Low Voltage (CLK, DATA)		V_{IL}			0.8	V
Input high level current (CLK, DATA)		I _{IH}	-1		1	μΑ
Input low level current (CLK, DATA)		I _{IL}	-1		1	μΑ
Output Low Voltage (CLK, DATA, SMBALERT#)	I _{out} =2mA	V _{OL}			0.5	V
Output high level open drain leakage current (DATA, SMBALERT#)	V _{OUT} =3.6V	Іон	-0.1		0.1	μΑ
PMBus Operating frequency range	Slave Mode	F _{PMB}	10		1000	kHz
Data hold time	Receive Mode Transmit Mode	t _{HD:DAT}	0 300			ns
Data setup time		t _{SU:DAT}	250			ns
Measurement System Characteristics						
V _{IN} measurement range		V _{IN(rng)}	0		18	V
V _{IN} measurement accuracy ¹	FS=18V	V _{IN} , ACC	-2		+2	% FS
Output current measurement range		I _{OUT(RNG)}	0		75	Α
Output current measurement accuracy -40 to $85^{\circ}C^{2}$ V_{in} = $V_{in, min}$ to $V_{in, max}$, V_{o} = $V_{o, min}$ to $V_{o, max}$ and I_{o} = $I_{o, min}$ to $I_{o, max}$	FL=60A	I _{ACC}		-4.0 +4.0		% of FL
Temperature measurement accuracy @12Vin, 0°C to 85°C		T _{ACC}		-2.0 +2.0		°C
V _{OUT} measurement range		$V_{OUT(rng)}$	0		2	V
V _{OUT} measurement accuracy		V _{OUT} , ACC	-2.0		+1.0	%

¹ The actual input voltage is typically 100mV higher than the reported READ_VIN value due to the internal low-pass filter.

² Typical output current measurement accuracy for default factory calibration (V_{IN}=12V, V_O=1.2V).

 $^{^{\}star}$ $\,$ UL is a registered trademark of Underwriters Laboratories, Inc. $\,$

[†] CSA is a registered trademark of Canadian Standards Association.


[‡] VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

^{**} ISO is a registered trademark of the International Organization of Standards * The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)



Characteristic Curves of 0.6V Output

The following figures provide typical characteristics for the 60A Digital MicroDLynx II[™] at 12Vin/0.6Vo 25°C.



60 OUTPUT CURRENT, Io (A) 50 0.5m/s 40 (100LFM) 1.0m/s (200LFM) 30 2m/s (400LFM) 20 3m/s (600LFM) 10 0 50 55 60 65 70 75 80 85 45 AMBIENT TEMPERATURE, TA OC

Figure 1. Converter Efficiency versus Output Current.




Figure 2. Derating Output Current versus Ambient Temperature and Airflow in preferred orientation.





Figure 3. Typical output ripple and noise (C $_o$ = $4x0.1\mu F$ + $12x47\mu F$ + $2x330\mu F$ polymer , V $_{in}$ = 12V , I $_o$ = I $_{o,max_s}$).

Figure 4. Transient Response to 100A/ μ s Dynamic Load Change from 25% to 75% at 12V $_{\rm in}$ (C $_{\rm o}$ = 4 x 0.1 μ F + 12 x 47 μ F + 12 x 1500 μ F, ASCR Gain = 256, ASCR Integrator = 128, ASCR Residual = 64). Δ lo=570mV/(0.2 Ω /12)=34.2A



OUTPUT VOLTAGE INPUT VOLTAGE
Vo (V) (200mV/div) V_{IN} (V) (10V/div)

LIME' t (200mV/div)

Figure 5. Typical Start-up Using On/Off Voltage ($I_0 = I_{o,max}$).


Figure 6. Typical Start-up Using Input Voltage ($V_{in} = 12V$, $I_o = I_{o,max}$).

ge 7 Version 1.7



Characteristic Curves of 0.8V Output

The following figures provide typical characteristics for the 60A Digital MicroDLynx II[™] at 12Vin/0.8Vo 25°C.







Figure 7. Converter Efficiency versus Output Current.

Figure 8. Derating Output Current versus Ambient Temperature and Airflow in preferred orientation.







Figure 9. Typical output ripple and noise (C_o = $4x0.1\mu F$ + $12x47\mu F$ + $2x330\mu F$ polymer , V_{in} = 12V, I_o = $I_{o,max}$,).

Figure 10. Transient Response to 100A/ μ s Dynamic Load Change from 25% to 75% at 12V $_{in}$ (C $_{o}$ = 4 x 0.1 μ F + 12 x 47 μ F + 12 x 1500 μ F, ASCR Gain = 256, ASCR Integrator = 128, ASCR Residual = 64). Δ Io=754 μ V/(0.2 Ω /8)=30.2A

TIME, t (50us /div)







Figure 11. Typical Start-up Using On/Off Voltage ($I_o = I_{o,max}$).

Figure 12. Typical Start-up Using Input Voltage ($V_{in} = 12V$, $I_o = I_{o,max}$).



Characteristic Curves of 1.0V Output


The following figures provide typical characteristics for the 60A Digital MicroDLynx II[™] at 12Vin/1.0Vo 25°C.



70 60 OUTPUT CURRENT, Io (A) 50 0.5m/s (100LFM) 40 1.0m/s (200LFM) 30 2m/s (400LFM) 20 3m/s (600LFM) 10 0 50 55 70 75 80 85 45 60 65 AMBIENT TEMPERATURE, TA OC

Figure 13. Converter Efficiency versus Output Current.

Figure 14. Derating Output Current versus Ambient Temperature and Airflow in preferred orientation.







Figure 15. Typical output ripple and noise (C_o = $4x0.1\mu F$ + $12x47\mu F$ + $2x330\mu F$ polymer , V_{in} = 12V, I_o = I_{o,max_i}).

Figure 16. Transient Response to 100A/ μ s Dynamic Load Change from 25% to 75% at 12Vin (Co = 4 x 0.1 μ F + 12 x 47 μ F + 12 x 1500 μ F, ASCR Gain = 256, ASCR Integrator = 128, ASCR Residual = 64). Δ 10=950mV/(0.2 Ω /7)=33.3A

TIME, t (50us /div)







Figure 17. Typical Start-up Using On/Off Voltage ($I_o = I_{o,max}$).

Figure 18. Typical Start-up Using Input Voltage ($V_{in} = 12V$, $I_o = I_{o,max}$).



Characteristic Curves of 1.2V Output

The following figures provide typical characteristics for the 60A Digital MicroDLynx II™ at 12Vin/1.2Vo 25°C.







Figure 19. Converter Efficiency versus Output Current.

Figure 20. Derating Output Current versus Ambient Temperature and Airflow in preferred orientation.







Figure 21. Typical output ripple and noise (C $_o$ = 4x0.1µF + 12x47µF + 2x330µF polymer , V $_{in}$ = 12V, I $_o$ = I $_{o,max,}$).

Figure 22. Transient Response to 100A/ μ s Dynamic Load Change from 25% to 75% at 12V $_{in}$ (C $_{o}$ = 4 x 0.1 μ F + 12 x 47 μ F + 12 x 1500 μ F, ASCR Gain = 256, ASCR Integrator = 128, ASCR Residual = 64). Δ 1 $_{o}$ 1.48V/(0.2Ω /6)=34.4A

TIME, t (50us /div)






Figure 23. Typical Start-up Using On/Off Voltage ($I_o = I_{o,max}$).


Figure 24. Typical Start-up Using Input Voltage ($V_{in} = 12V$, $I_o = I_{o,max}$).


10 Version 1.7



Characteristic Curves of 1.8V Output

The following figures provide typical characteristics for the 60A Digital MicroDLynx II[™] at 12Vin/1.8Vo 25°C.







OUTPUT CURRENT, Io (A)

Figure 25. Converter Efficiency versus Output Current.

AMBIENT TEMPERATURE, TA OC

OUTPUT VOLTAGE V_o (V) (50mV/div)






TIME, t (2us/div) TIME, t (50us /div)

ΔI₀ × R (V) (0.5V/div) OUTPUT CURRENT,

Figure 27. Typical output ripple and noise (C $_{\circ}$ = 4x0.1µF + 12x47µF + 2x330µF polymer , $V_{in} = 12V$, $I_o = I_{o,max}$,).






Figure 29. Typical Start-up Using On/Off Voltage ($I_o = I_{o,max}$).



TIME, t (5ms/div)

Figure 30. Typical Start-up Using Input Voltage ($V_{in} = 12V$, $I_o = I_{o,max}$).

Version 1.7





Table I: Resistor Values for output voltages between 0.6V and 0.9V

Output Voltage		0.6V		0.7V		0.8V		0.9V	
ADDR	Hex Code	Ra (kΩ)	Rb (kΩ)						
16	10	32.4	3.16	93.1	9.09	158	15.8	232	22.6
17	11	25.5	3.32	71.5	9.31	124	16.2	178	23.2
18	12	20.5	3.4	59	9.76	100	16.5	147	24.3
19	13	17.4	3.48	49.9	10	84.5	16.9	124	24.9
20	14	15	3.57	43.2	10.5	73.2	17.8	107	25.5
21	15	13.3	3.74	38.3	10.7	64.9	18.2	93.1	26.1
22	16	11.8	3.83	34	11	57.6	18.7	84.5	27.4
23	17	11	4.12	30.9	11.5	52.3	19.6	75	28
24	18	9.76	4.12	28	11.8	47.5	20	69.8	29.4
25	19	9.09	4.32	26.7	12.7	44.2	21	64.9	30.9
26	1A	8.25	4.42	23.7	12.7	41.2	22.1	59	31.6
27	1B	7.68	4.64	22.1	13.3	37.4	22.6	54.9	33.2
28	1C	7.32	4.87	21	14	34.8	23.2	52.3	34.8
30	1E	6.49	5.36	18.2	15	31.6	26.1	45.3	37.4
31	1F	6.04	5.62	17.4	16.2	30.1	28	42.2	39.2
32	20	5.76	5.9	16.5	16.9	28	28.7	41.2	42.2
33	21	5.49	6.19	15.4	17.4	27.4	30.9	38.3	43.2
34	22	5.11	6.49	14.7	18.7	25.5	32.4	36.5	46.4
35	23	4.99	6.98	14.3	20	24.3	34	35.7	49.9
36	24	4.87	7.68	13.7	21.5	23.2	36.5	33.2	52.3
37	25	4.52	7.87	13	22.6	22.6	39.2	32.4	56.2
38	26	4.42	8.66	12.4	24.3	21.5	42.2	30.9	60.4
39	27	4.22	9.31	12.1	26.7	20.5	45.3	30.1	66.5
47	2F	4.12	10.2	11.5	28.7	20	49.9	28.7	71.5
48	30	4.02	11.5	11	31.6	19.1	54.9	27.4	78.7
49	31	3.92	12.7	11	35.7	19.1	61.9	26.7	86.6
50	32	3.65	14	10.5	40.2	17.8	68.1	26.1	100
51	33	3.57	16.2	10	45.2	17.4	78.7	25.5	115
52	34	3.48	18.7	10	53.6	16.9	93.1	24.3	133
53	35	3.32	22.1	9.53	63.4	16.2	110	23.7	158
54	36	3.24	28	9.31	80.6	16.2	133	23.2	196

Address and Output Voltage



Table II: Resistor Values for output voltages between 1.0V and 1.8V

Output Voltage		1.0V		1.2V		1.5V		1.8V	
ADDR	Hex Code	Ra (kΩ)	Rb (kΩ)						
16	10	309	30.1	392	38.3	475	47.5	576	57.6
17	11	237	30.9	301	39.2	374	48.7	453	59
18	12	196	32.4	249	41.2	301	49.9	365	60.4
19	13	165	33.2	210	42.2	261	52.3	309	61.9
20	14	143	34	182	44.2	221	53.6	267	64.9
21	15	127	35.7	158	44.2	196	54.9	237	66.5
22	16	113	36.5	143	46.4	178	57.6	215	69.8
23	17	102	38.3	130	48.7	158	59	191	71.5
24	18	93.1	39.2	118	49.9	143	60.4	174	73.2
25	19	86.6	41.2	107	51.1	133	63.4	165	78.7
26	1A	78.7	42.2	100	53.6	124	66.5	150	80.6
27	1B	73.2	44.2	93.1	56.2	113	68.1	140	84.5
28	1C	69.8	46.4	88.7	59	107	71.5	130	86.6
29	1D	64.9	48.7	82.5	61.9	100	75	121	90.9
30	1E	60.4	49.9	76.8	63.4	95.3	78.7	115	95.3
31	1F	57.6	53.6	73.2	68.1	90.9	84.5	110	102
32	20	54.9	56.2	69.8	71.5	84.5	86.6	100	102
33	21	52.3	59	66.5	75	82.5	93.1	100	113
34	22	49.9	63.4	63.4	80.6	76.8	97.6	93.1	118
35	23	47.5	66.5	60.4	84.5	75	105	88.7	124
36	24	45.3	71.5	57.6	90.9	69.8	110	84.5	133
37	25	43.2	75	54.9	95.3	69.8	121	84.5	147
38	26	42.2	82.5	53.6	105	64.9	127	78.7	154
39	27	40.2	88.7	51.1	113	63.4	140	75	165
47	2F	39.2	97.6	49.9	124	60.4	150	73.2	182
48	30	37.4	107	46.4	133	59	169	69.8	200
49	31	35.7	118	47.5	154	57.6	187	68.1	221
50	32	34.8	133	44.2	169	54.9	210	64.9	249
51	33	34	154	42.2	191	52.3	237	63.4	287
52	34	33.2	178	42.2	226	51.1	274	61.9	332
53	35	31.6	210	40.2	267	49.9	332	60.4	402
54	36	30.9	267	39.2	340	48.7	412	57.6	499

Design Consideration



This page is left intentionally blank to mark the end of a section.

Design Consideration



Address and Output Voltage Selection

The address and output voltage are set by a 1% resistor divider from V1P5 pin to SIG_GND pin, the middle point of which is connected to the VSET pin. Varying combinations of resistor values will produce specific address and output voltage combinations. Refer to the Address and Output Voltage Table for possible combinations. Each UJT060A0X43-SRPZ module must have assigned a unique address. There are 32 available addresses and eight discrete output voltage settings from which to choose. The output voltage set point is not limited to the discrete values from the table and can be precisely adjusted by the VOUT_COMMAND Oxx21. See parameter precedence below.

Please be advised that if the address resistors are omitted, resistor pair combination is wrong, or the connection to V1P5, VSET or SIG GND pins is compromised, the controller will try to guess the intended address and output voltage settings, and therefore neither of them will be guaranteed. Compromised connections to module pins result in output voltage setting of 1.8V, unless VOUT COMMAND value is stored into the non-volatile memory of the module!

Start-up Procedure

When the input voltage rises above the internal controller's Power-ON Reset (POR) level, approximately 4.5V, the module initialization begins. VSET and SYNC pins are read. These values along with the nonvolatile FACTORY store are used to initialize the factory settings. Next, the contents of the DEFAULT store are read. Finally, the contents of the USER store are read. Upon completion of initialization routine, the PMBus communication is allowed and the controller begins to monitor the state of ON/OFF pin. Module initialization lasts approximately 15ms. The actual time depends on number of parameters stored into the non-volatile memory stores.

If a parameter is set by more than one mean, the value of the method with highest precedence wins. Assignment method precedence, from lowest to highest, is: pin-strap read, FACTORY store read, DEFAULT store read, USER store read and PMBus command write into volatile memory. The order of precedence could be changed by write protecting a parameter in the lower precedence store and enabling the pass-

word protection. See non-volatile memory management for details.

ON/OFF

The UJT060A0X43-SRPZ is a positive ON/OFF logic power module. The module is ON when the ON/OFF pin is at "logic high" state, and OFF when it is at "logic low" state. If negative ON/OFF logic is desirable, the inversion must be implemented on the customer side.

The module could be turned ON and OFF from an external enable signal or by the OPERATION <u>0x01</u> command. Desired behavior is set by ON_OFF_CONFIG <u>0x02</u> command. Use of external enable signal guarantee precise turn-on timing when several modules operate in parallel. For repeatable turn on delay, the enable signal should be asserted high after the controller initialization has been completed and the input voltage is above its undervoltage warning limit.

When enabling the device exclusively only via OPERA-TION command, it is recommended that the ON/OFF pin is tied to pin 15 (DGND).

The ON/OFF pin is edge triggered to achieve fast turn-on and turn-off times. As a result, minimum enable high and enable low pulse widths must be observed to ensure correct operation. Enable low and enable high times shorter than minimums shown below may result in the module not responding to the trailing edge of the pulse. For example, applying enable high pulse shorter than the minimum pulse width, will turn the module ON, but may not turn the module OFF until a valid enable high pulse is applied to the ON/OFF pin.

TEN_LOW > TOFF_DELAY + TOFF_FALL + 10.5ms

TEN_HIGH > TON_DELAY + TON_RISE + TPOW-ER_GOOD_DELAY + 5.5ms

The delay between the transition edge of enable signal or the receipt of an OPERATION command and the beginning of the change of the output voltage may be adjusted using TON_DELAY Ox60 and TOFF_DELAY Ox64 commands. When the Ton-delay time is set to Oms, the device begins its ramp after the internal circuitry has initialized which takes approximately 100µs to complete.



The desired rising and falling slopes of the output voltage can be set by TON_RISE <u>0x61</u> and TOFF_FALL <u>0x65</u> commands. The Ton-rise time can be set to values less than 125ms; however, the Ton-rise time should be set to a value greater than 500µs to prevent inadvertent fault conditions due to excessive inrush current. A lower Ton-rise time limit can be estimated using the formula:

TON RISE (MIN) = COUT EXT x VOUT / (N x ILIMIT)

where COUT EXT is the total output capacitance, VOUT is the output voltage, N is the number of phases in parallel, and ILIMIT is the current limit setting for the module(s).

Power Good

The UJT060A0X43-SRPZ provides a power good signal, PG, that indicates the output voltage is within a specified tolerance of its target level and there are no fault conditions within the module. By default, the PG pin asserts if the output is within 10% of the target voltage. These limits and the configuration of the pin can be changed using POWER_GOOD_ON OX5E and USER_CONFIG OXD1 commands.

A PG delay period is defined as the time from when all the conditions within the module for asserting PG are met to when the PG pin is actually asserted. This feature is commonly used instead of using an external reset controller to control external digital logic. The PG delay can be set using POWER_GOOD_DELAY OxD4 command.

Pre-bias Startup

The UJT060A0X43-SRPZ supports pre-biased start-up operation in single mode and multi-phase operation mode. An output pre-bias condition exists when an externally applied voltage is present on a power supply's output before the power supply is enabled. Certain applications require that the POL converter does not sink current during start up, if a pre-bias condition exists at the output. The module's control IC provides pre-bias protection by sampling the output voltage before initiating an output ramp. If a pre-bias voltage lower than the desired output voltage is present after the TON_DELAY Ox60 time the module starts switching with a duty cycle that matches the pre-bias voltage. This ensures that the ramp-up from the pre-bias voltage is monotonic. The output volt-

age is then ramped to the desired output voltage at the ramp rate set by the TON_RISE <u>0x61</u> command. The actual output voltage ramp duration vary with the pre-bias voltage level, however the output is always in regulation after a time interval equal to the sum of TON_DELAY 0x60 and TON_RISE 0x61.

If a pre-bias voltage higher than the target voltage exists after the preconfigured TON_DELAY 0x60 and TON_RISE 0x61 time have completed, the UJT060A0X43-SRPZ starts switching with a duty cycle that matches the pre-bias voltage, and then ramped down to the desired output voltage. This ensures that the ramp-down from the pre-bias voltage is monotonic. If a pre-bias voltage higher than the VOUT_OV_WARN_LIMIT 0x57 limit exists, the device does not initiate a turn-on sequence and stays off.




Figure 31a. Pre-bias Turn on




Figure 31b. Pre-bias Turn on




Figure 31c. Pre-bias Turn on

Page 16 Version 1.7



Voltage Tracking

The UJT060A0X43-SRPZ integrates a tracking scheme that allows its output to track a voltage that is applied to the SEQ pin with no external components required. The SEQ pin is an analog input. When tracking mode is enabled, the voltage applied to the SEQ pin acts as a reference for the module's output voltage regulation. The tracking functionality could be configured by TRACK CONFIG 0xE1 command.

There are two tracking modes – coincident and ratiometric. In coincident mode the tracking is configured to ramp module's output voltage at the same rate as the voltage applied to the SEQ pin until it reaches module's programmed output voltage. Usually the programmed output voltage of a module that is tracking another output voltage is lower than final level of the tracking signal. In ratiometric mode the module's output voltage is 50% of the signal applied to the SEQ pin. Different ratios may be implemented using external resistor divider.




Figure 32a. Simultaneous Tracking




Figure 32b. Ratiometric Tracking

When tracking mode is enabled the output takes the characteristics of the tracked voltage. Sequencing events like enabling and disabling of the module as well as the soft-start settings TON_DELAY 0x60 and TON_RISE 0x61 are ignored. If the module's tracking target limit is chosen, the changes to

VOUT_COMMAND <u>0x21</u> and output voltage margins are also ignored. POWER_GOOD_DELAY <u>0xD4</u> still applies.

The maximum tracking signal slew rate is 1V/ms. The device must be enabled at least 100µs before the tracking signal ramps up. If the voltage at the SEQ pin is greater than 0V prior to the module being enabled, the tracking voltage rises at the rate set by VOUT_TRANSITION_RATE Ox27 until it reaches the correct ratio of the tracked voltage. Until the output voltage completes the initial ramp, the input tracking signal should not ramp up. To properly track during the turn-off ramp down, the TOFF_DELAY Ox64 must be set be long enough to ensure that the module is turned off after the tracking input signal ramps down to the final value.

Output Sequencing

A group of UJT060A0X43-SRPZ modules can be configured to power up and down in predetermined sequences. This feature is especially useful when powering advanced processors, FPGAs, and ASICs. Each module, or group of modules operating in parallel, in the sequencing chain is informed for the module or the rail that need to power up before and the one that need to power up after. The ON/OFF pins of all modules in the sequencing group are tied together. When sequencing on, the first device to ramp up, called the "preguel", sends a message through the DDC bus to the next device, called the "sequel" when the prequel's PG signal is driven high. When sequencing off, the sequel sends a message to the prequel to begin the prequel's ramp down after the sequel has completed its own ramp down. To achieve sequenced turn-off all the modules in the sequencing group should be configured for soft turn-off using the ON OFF CONFIG 0x02 command. Sequencing can be configured by the SEQUENCE OxEO command.

Input Overvoltage and Undervoltage Protections

The input overvoltage and undervoltage protections prevent the UJT060A0X43-SRPZ from operating when the input is above or falls below preset thresholds. The customers are strongly advised not to increase the preset input overvoltage limit or decrease input undervoltage limit as it may result in compro-



mising product safety, violation of the module's absolute maximum and minimum ratings which will void the product warranty.

The input overvoltage and undervoltage protections could be adjusted by the following commands:

VIN_OV_FAULT_RESPONSE 0x56, VIN_UV_FAULT_RESPONSE 0x5A, VIN_OV_FAULT_LIMIT 0x55, VIN_OV_WARN_LIMIT 0x57, VIN_UV_WARN_LIMIT 0x58, VIN_UV_FAULT_LIMIT 0x59.

See PMBus Commands for more details.

Output Overvoltage and Undervoltage Protections

The UJT060A0X43-SRPZ offers an internal output overvoltage protection circuit that can be used to protect sensitive load circuitry from being subjected to a voltage higher than its prescribed limit. The output voltage sensed through the VS+ and VS- pins is digitized and then compared to various programmable thresholds. The output undervoltage fault is masked during the module's soft-start output voltage ramp up, before the power good signal is asserted.

The UJT060A0X43-SRPZ overvoltage and undervoltage behavior ca be configured through the following commands: VOUT_OV_FAULT_RESPONSE 0x41, VOUT_UV_FAULT_RESPON SE 0x45, VOUT_OV_FAULT_LIMIT 0x40, VOUT_OV_WARN_LIMIT 0x42, VOUT_UV_WARN_LIMIT 0x43, VOUT_UV_FAULT_LIMIT 0x44.

See PMBus Commands for more details.

Output Overcurrent and Undercurrent Protections

The output overcurrent and undercurrent protections prevent excessive forward current through the module and the load during abnormal operation and excessive reverse current through the module when, for example, the output is shorted to higher voltage rail. Overcurrent and undercurrent protections are cycle-by-cycle in nature. There are two types of fault limits: peak and valley limits IOUT_OC_FAULT_LIMIT Ox4B, and cycle-averaged lim-

its IOUT_AVG_OC_FAULT_LIMIT OXE7 and IOUT_AVG_UC_FAULT_ LIMIT OXE8. The customers are strongly advised not to increase the preset output overcurrent limits or decrease output undercurrent limits as it may result in compromising product safety, violation of the module's absolute maximum and minimum ratings which will void the product warranty.

The output overcurrent and undercurrent warning limits and fault response could be adjusted by the following commands:

IOUT_OC_WARN_LIMIT <u>0x4A</u>,
IOUT_UC_WARN_LIMIT <u>0x4B</u>,
MFR_IOUT_OC_FAULT_RESPONSE <u>0xE5</u>,
MFR_IOUT_UC_FAULT_RESPONSE <u>0xE6</u>.

See PMBus Commands for more details.

There is another set of commands that affect the output current reading and indirectly overcurrent and undercurrent warning and protection levels. The appropriate values for these commands are saved into controller's non-volatile memory during manufacturing and the end user must not change them. These commands are: INDUCTOR OxD6, ISENSE_CONFIG OxD0, TEMPCO_CONFIG OxDC, IOUT_CAL_GAIN Ox38 and IOUT_CAL_ OFFSET Ox39. Only in rare circumstances sophisticated users may slightly adjust the later two parameters to achieve superior output current accuracy for their specific application. During manufacturing, the output current calibration is performed at 12V input voltage and 1.2V output voltage at ambient temperature.

Overtemperature and Under-temperature Protections

The UJT060A0X43-SRPZ overtemperature protection ensures the temperature inside the module is below component's temperature maximum limit. The customers are strongly advised not to increase the preset overtemperature limit as it may result in compromising product safety, violation of the module's absolute maximum ratings which will void the product warranty. In addition to overtemperature protection, there is also under-temperature protection which although not essential for the product safety may be useful in some applications.

The overtemperature and under-temperature protections could be adjusted by the following commands:



OT_FAULT_RESPONSE 0x50, UT_FAULT_RESPONSE 0x54, OT_FAULT_LIMIT 0x4F, OT_WARN_LIMIT 0x51, UT_WARN_LIMIT 0x52, UT_FAULT LIMIT 0x53.

See PMBus Commands for more details.

Black-box faults logging

The UJT060A0X43-SRPZ black-box fault logging is a useful debugging tool. It provides valuable information for the operating condition when a fault has occurred. During normal operation the module is storing continuously parametric and status data into the RAM. When fault occurs this information is transferred into the flash. Eight of the most recently logged system snapshot remains in the memory for future reference.

The fault logging can be enable by SNAP-SHOT_CONTROL OxF3. The command is also used to specify when and how many snapshots will be taken, or which snapshot to be retrieved from memory. SNAPSHOT_FAULT_MASK OxD7 command controls which faults will be ignored and will not triggered a snapshot event. SNAPSHOT OxEA command with conjunction with SNAPSHOT_CONTROL OxF3 command is used to read back 32-byte of parametric and status data. SNAPSHOT OxEA command can also be used to log system data.

See PMBus Commands for more details.

Monitoring through SMBus

The UJT060A0X43-SRPZ controller can report a wide variety of system parameters through the SMBus interface. A fault condition in the module can be detected by monitoring the SMBALERT pin, which is asserted when any number of preconfigured fault conditions occur. The module can also be monitored continuously for any number of power conversion parameters. Some of the most useful monitoring commands are:

STATUS_BYTE 0x78, STATUS_WORD 0x79, STATUS_VOUT 0x7A, STATUS_IOUT 0x7B, STATUS_INPUT 0x7C, STATUS_TEMPERATURE 0x7D, READ_VIN 0x88, READ_VOUT 0x8B, READ_IOUT 0x8C, READ_TEMPERATURE 1 0x8D.

See PMBus Commands for more details.

Input and Output Filtering

Because of its small size and compact design only a fraction of required input and output capacitance are placed inside the module. The additional external input capacitors must be placed adjacent to the input pins of the module. Combination of low ESR electrolytic and high-quality ceramic capacitors is recommended. To minimize the input-voltage ripple the ceramic capacitors must be placed closest to the input pins of the module. In a typical single-phase application, one should consider using at least one $470\mu\text{F}/16\text{V}$ electrolytic capacitor, ten $22\mu\text{F}$ X7R ceramic capacitors and two 0.1 μF X7R high frequency capacitors.

The amount of external output capacitance depends on the output transient and output ripple requirements. Part of the additional external output capacitors must be placed adjacent to the output pins of the module and the other part to the load. Combination of low ESR polymer and high-quality ceramic capacitors is recommended. To minimize the output voltage ripple part of the ceramic capacitors must be placed closer to the output of the module. To improve the load transient performance the other part of the ceramic capacitors must be placed closer to the load. In a typical single-phase application, one should consider using two $330\mu F/2.5V$ $18m\Omega$ polymer capacitors, twelve 47µF X7R ceramic capacitors and four $0.1\,\mu\text{F}$ X7R high frequency capacitors . Some demanding applications may require more output capacitance.

For high di/dt application, capacitor equivalent series inductance (ESL) becomes one of dominating factors of transient performance. ABB recommends user to use low ESL tantalum polymer as output bulk capacitor. ABB suggests user to use online Power Module Wizard or simulation tool to estimate the amount of capacitance required for the application, then choose right amount, size and type accordingly.



Control Loop Tuning

The heart of UJT060A0X43-SRPZ is a fully digital controller IC with innovative Charge Mode Control modulation scheme. By default, this control loop is stable for a wide range of output capacitance and loads, however, it may be further tuned to achieve higher performance under more specific application requirements. Since the control scheme is digital from end to end there is no dependence upon external compensation networks. This simplifies the design process by removing considerations such as temperature and process variation of passive components. Control parameters are set by ASCR_CONFIG OXDF and ASCR_ADVANCED OXD5 commands.

The ASCR gain parameter ASCR_CONFIG[15:0] represents the scaling of the error voltage as applied to setting the PWM pulse width. Increasing this parameter decreases the time the controller takes to respond to a transient event at the expense of being more susceptible to high frequency noise. This value is the dominant parameter for transient response tuning. We recommend increasing this parameter until the loop response time is sufficient for the application, but no more. Setting the ASCR gain parameter too high can lead to excessive output voltage ripple due to increased PWM jitter.

Integral gain ASCR_CONFIG[31:24] controls DC accuracy and the time taken to return to the output voltage set point following a transient event. Once ASCR gain is set appropriately, decrease integral gain while output voltage deviation is still acceptable.

Residual gain ASCR_CONFIG[23:16] is analogous to damping. The residual gain has the effect of removing or adding some fractional portion against the deviation of the PWM pulse width from steady state duty cycle in the next switch cycle created by the gain parameter. Increasing this parameter decreases output overshoot at the expense of prolonging the recovery to the output set point following a load transient. Its effect is delayed by one cycle relative to the gain effect and as such, it does not affect the peak voltage deviation during the transient, only the return to steady state.

In addition to the basic loop parameters, the controller incorporates a digital steady state gain reduction circuit to provide low jitter steady state operation while maintaining fast transient response. This circuit compares the error signal to the threshold set with ASCR_ADVANCED[11:0] over a period of time. If the error remains low, the controller begins dividing down the gain parameter according to the setting of ASCR_ADVANCED[13:12] to decrease the effect of high frequency noise on PWM pulse width. If the error exceeds the threshold in any cycle, the controller immediately reverts to the full gain setting to handle the transient. Once ASCR_CONFIG settings are chosen and output voltage ripple is acceptable in the application steady state conditions, increase the ASCR threshold setting until the gain reduction activates.

DDC Bus

The Digital Device Communication (DDC) bus provides communication channel between modules for features such as sequencing, fault spreading and current sharing. The DDC pin must be pulled-up to V5P before ON/OFF pin is set high, or to an external 3.3V or 5.0V supply which must be present before power-up. The DDC pull-up resistor must provide transition times shorter than, or equal to, 1µs. Generally, each module connected to the DDC bus presents approximately 12pF of capacitive loading. The ideal design uses a central pull-up resistor that is well-matched to the total load capacitance. The minimum pull-up resistance should be limited to a value that enables any device to assert the bus to a voltage that ensures a Logic Low, typically 0.8V. A $10k\Omega$ resistor provides good performance on a DDC bus with fewer than 10 devices.

The UJT060A0X43-SRPZ modules can be configured to broadcast a fault event over the DDC bus to the other devices in the group. For details on DDC group ID assignment, addressing and configuration see DDC_CONFIG OxD3 and DDC_GROUP OxE2 commands.

Switching Frequency Setting

UJT060A0X43-SRPZ is optimized at 500kHz. In some application, user may choose to use higher switching frequency to achieve better output ripple voltage. Contact local ABB FAE for adjusting switching frequency.



Synchronization

The UJT060A0X43-SRPZ's controller incorporates a precise 30MHz clock and Phase-Locked Loop (PLL) to clock the internal circuit. The switching frequency of the module is generated by dividing the internal clock by the closest integer number of times the value of switching frequency setting. The module is optimized to operate at 500kHz. When using the internal oscillator, the SYNC pin of one module can be configured as a clock source for other modules to accomplish phase spreading or phase interleaving.

The internal PLL circuit can also be synchronized to an external clock source connected to the SYNC pin. When the SYNC pin is configured as an input pin, the incoming clock signal must be in the range of ±10% of nominal switching frequency, must be present and stable within 50ms after POR and when the enable pin is asserted. The operation frequencies are not limited to discrete values as when using the internal clock.

In the event of a loss of the external clock signal, the PLL sets the External Switching Period Fault bit in the STATUS_MFR_SPECIFIC_0x80 and shut down the module. The module then changes the PLL input to its internal oscillator and commence switching at its programmed frequency upon re-enabling. To resume frequency synchronization, cycle POR with a valid clock signal applied at the SYNC pin or resend the USER_CONFIG_0xD1 command to "select external clock".

Phase Spreading

When multiple point-of-load converters share a common DC input supply, setting each converter to start its switching cycle at a different point in time can dramatically reduce the total peak and RMS input current and therefore improve system efficiency and reduce the input capacitance requirements. To enable phase spreading, all converters must be synchronized to the same switching clock. The phase offset can be configured using the INTERLEAVE Ox37 command.

Non-volatile Memory (NVM) Management

The UJT060A0X43-SRPZ has internal non-volatile memory where module's configurations are stored.

There are three internal memory storage units: the USER store, the DEFAULT store and the FACTORY store. The USER store provides the end-user with ability to modify certain module settings while still protecting him, or her, from mistakes that may lead to a system level fault. The DEFAULT store provides a means to protect UJT060A0X43-SRPZ from damage by preventing the user from modifying certain values that are related to its physical construction, or safety and specification limits.

During the initialization process, the UJT060A0X43-SRPZ checks for stored values contained in its internal non-volatile memory. The parameters in USER store take priority over those in the DEFAULT store. If there are no values set in the USER, DEFAULT or FACTORY stores, the device uses the pin-strap setting value. Integrated security measures ensure that the user can only restore the module's configuration to a level that has been made available to them. For details regarding protection of the USER and DEFAULT stores, see the SECURITY_CONTROL OXFA, PASSWORD OXFB, WRITE_PROTECT OXFD commands.

The ON/OFF pin must be driven low whenever a PMBus command that could potentially damage the application circuit is sent to the module. It is always a good practice to turn the module OFF when saving configuration changes into the non-volatile memory.

Parallel Operation and Active Current Sharing

Up to 4 UJT060A0X43-SRPZ modules can be paralleled together to form a high current rail. At steady-state operation the modules will share the current equally within a few percent, assuming output current sensing calibration is adequate. For most applications, factory performed calibration will be sufficient. In some application where the interconnecting impedances between modules are extremely low, insystem calibration may be necessary.

The UJT060A0X43-SRPZ employs "Master – Slave" active current sharing. The master in the current sharing rail continuously transmits its most recent output current reading through the SHARE bus, which the slave modules use as a reference for the purpose of the current balancing.

Page 21 Version 1.7



Only one master is allowed per current sharing rail. A simplified parallel operation schematic is shown in Figure 33. For several modules to form a current sharing group, the ON/OFF, SHARE, DDC and SYNC pins of one module must be connected to the same pin of all other modules. In addition, the output voltage sensing pins, VS+ and VS-, of each module in the group must be connected to the same output voltage regulation point. Often the ON/OFF bus would be configured for fault-spreading to ensure fast, 20µs typical delay time, fault response. In that scenario the ON/OFF bus would need a single $10k\Omega$ pull-up resistor to V5P. When a module detects a fault condition, it will pull down the ON/OFF bus to disable the other modules in the current sharing group.




Figure 33. Simplified connection diagram for two devices in parallel

A current sharing rail may be configured using the following commands: USER CONFIG 0xD1, DDC_CONFIG 0xD3 and DDC_GROUP 0xE2. The first step is to select a Rail ID number for the current sharing rail, establish the number of modules (phases) in the rail, and assign Phase IDs to each of the module. The Phase ID "0" identifies the master; all Phase ID settings in a rail must be sequential. All that could be configured by DDC CONFIG 0xD3 command. Users must pay attention that every module in a multiphase same rail share the BROAD-CAST VOUT COMMAND and BROACAST OPE-

RATION DDC Group ID settings, which are distinct from DDC Rail IDs. DDC Group ID settings are configured with the DDC GROUP 0xE2 command. By default, the phase interleaving of the modules in the current sharing rail is accomplished automatically. The controller of each module will choose its phase offset by the last four bits of its PMBus address. Therefore, it is a good practice, the addresses selected for the modules in a current sharing group to be sequential and to begin with the master of the group. The phase offset of the modules in the current sharing group could be altered by INTERLEAVE 0x37 command. For phase interleaving to work, all modules must be synchronized to an external clock, or to the clock of the master in the group. SYNC pin configuration could be set by USER CONFIG 0xD1. The same command is used to configure the use of ON/OFF pin for fast fault-spreading.

Layout Considerations

The electrical and the thermal characterization of the UJT060A0X43-SRPZ module has been done on evaluation boards the layout of which is shown on Fig. 34. It demonstrates that very good noise immunity and thermal performance is possible to be achieved even with four-layer board.

Perhaps the most important rule to follow is the separation between signal ground and power ground. The module has a dedicated analog signal ground pin (10), a digital signal ground pin (15) and two power ground pins (2 and 3). All ground nets are internally connected. Pin 10 should be solely use as an analog return path for the external address resistor divider and for the tracking signal source. Pin 15 should be used as a return path for digital signals such as CLK, DATA, SMBALERT, ON/OFF, PG, DDC, ISHARE and SYNC.

To minimize the input rail noise coupling to the output of the module, use pin 2 for input rail return and pin 3 for output rail return. Note also that input and output ground planes are connected only on the top layer under the module's ground pins. System designer should always try to minimize the input and the output current loops by placing the input and output capacitors adjacent to the module's pins.

Route VS+ and VS- traces as a differential pair. Provide an analog ground plane under analog signal traces and digital ground plane under digital signal






Figure 34a. Four-layer single module layout example. Top layer.




Figure 34b. Four-layer single module layout example. Layer two.




Figure 34c. Four-layer single module layout example. Layer




Figure 34d. Four-layer single module layout example. Bottom layer



traces. Route these traces as short as possible and away from noisy power planes.

Provide adequate number of through-hole via on the input and the output power plains near the module to facilitate thermal conduction to the system board and to distribute the input and the output currents between several layers. If forced air cooling is available, place the module near the source of cool air. Place high profile system components so they do not obstruct the airflow and achieve optimal thermal management.

Stencil Considerations

Solder volume is critical for reliable production process. Below table show the suggested stencil size for each pad type based on 7mil stencil thickness of customer board. See Fig. 38 Footprint dimensions.

PAD NO.	PAD SIZE	STENCIL SIZE(MIL)
	(MIL)	
1-4	94 x 225 (X,Y)	89 x 220 (X,Y)
5-20	5-20	34 DIA

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e. UL* 62368-1, 2nd Ed. Recognized, and VDE (EN62368-1, 2nd Ed.) Licensed. For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV)/ES1, the input must meet SELV/ES1 requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV. The input to these units is to be provided with an external Littelfuse 456 series fast-acting fuse rated at 30A, 100Vdc in the ungrounded input.

Power Module Wizard

ABB offers a free, web based, easy to use tool that helps users simulate the loop performance of the UJT060A0X43-SRPZ. Go to http://abb.transim.com and sign up for a free account and use the module selector tool. The tool also offers downloadable Simplis/Simetrix, models that can be used to assess

transient performance, module stability, etc. PLECS model is also available, consult local ABB FAE for details.

Digital Power Insight (DPI)

ABB offers a software tool that helps users evaluate and simulate the PMBus performance of the UJT060A modules without the need to write software. The software can be downloaded for free at http://powertalk.campaigns.abb.com/
DigitalPowerInsight.html

An ABB USB to I2C adapter and associated cable set are required for proper functioning of the software suite. For first time users, we recommend using the ABB's DPI Evaluation Kit, which can be purchase from any of the leading distributors. Please ensure the ABB USB to I2C adapter being used/purchased is Version 2.2 or higher.

SMBus Interface and PMBus User Guidelines



The UJT060A0X43-SRPZ has a SMBus digital interface and can be used with any standard 2-wire SMBus host device. The module is compatible with SMBus version 2.0 and includes a SALERT line to help mitigate bandwidth limitations related to continuous fault monitoring. Pull-up resistors are required on the SMBus. The pull-up resistor can be tied to V5 or to an external 3.3V or 5V supply as long as this voltage is present before or during device power-up. The ideal design uses a central pull-up resistor that is well-matched to the total load capacitance. The minimum pull-up resistance should be limited to a value that enables any device to assert the bus to a voltage that ensures a Logic Low (typically 0.8V at the device monitoring point). Given the pull-up voltage of 5V and the pull-down current capability of the module (nominally 4mA), a $10k\Omega$ resistor on each line provides good performance on an SMBus with fewer than 10 modules.

UJT060A0X43-SRPZ allows the user to adjust many parameters in order to optimize system performance. When configuring the module in a circuit, it should be disabled whenever most settings are changed with PMBus commands. Some exceptions to this recommendation are OPERATION <u>0x01</u>, ON_OFF_CONFIG 0x02, CLEAR_FAULTS <u>0x03</u>, VOUT_COMMAND <u>0x21</u>, VOUT_MARGIN_HIGH <u>0x25</u>, and VOUT_MARGIN_LOW <u>0x26</u>. While the module is enabled any command can be read. Many commands do not take effect until after the device has been re-enabled, hence the recommendation that commands that change device settings are written while the device is disabled.

When sending the STORE_DEFAULT_ALL Ox11, STORE_USER_ALL Ox16, RESTORE_DEFAULT_ALL Ox16, and RESTORE_USER_ALL Ox16 commands, it is recommended that no other commands are sent to the device for 100ms after sending STORE or RESTORE commands. In addition, there should be a 2ms delay between repeated READ commands sent to the same device. When sending any other command, a 5ms delay is recommended between repeated commands sent to the same device.

The PMBus Host should respond to SALERT as follows: (1) Module pulls SALERT low. (2) PMBus host detects that SALERT is now low and performs transmission with Alert Response Address to find which module is pulling the SALERT low. (3) PMBus host talks to the module that has pulled SALERT low. The actions that the host performs are up to the system designer. If multiple modules are faulting and SALERT is low after performing the above steps, it requires transmission with the Alert Response Address repeatedly until all faults are cleared.

PMBus Data Format

Linear-11 (L11)

The L11 data format uses 5-bit two's complement exponent (N) and 11-bit two's complement mantissa (Y) to represent real world decimal value (X). The relation between real world decimal value (X), N, and Y is: $X = Y \cdot 2^N$.

<u>Linear-16 Unsigned (L16u)</u>

The L16u data format uses a fixed exponent (hard-coded to N = -13d) and a 16-bit unsigned integer mantissa (Y) to represent real world decimal value (X). The relation between real world decimal value (X), N, and Y is: $X = Y \cdot 2^{-13}$.

Linear-16 Signed (L16s)

The L16s data format uses a fixed exponent (hard-coded to N = -13d) and a 16-bit two's complement mantissa (Y) to represent real world decimal value (X). The relation between real world decimal value (X), N, and Y is: $X = Y \cdot 2^{-13}$. Bit Field (BIT)

A description of the Bit Field format is provided in each command details.

Custom (CUS)

A description of the Custom data format is provided in each command details. A combination of Bit Field and integer are common type of Custom data format.

ASCII (ASC)

A variable length string of text characters in the ASCII data format.





This section provides a summary of the UJT060A0X43 commands followed by their detailed description. The commands are outlined in the order of increasing command codes.

PMBUS CMD	CMD CODE	DATA BYTES	DATA FORMAT	DATA UNITS	TRANS- FER TYPE	PROTECT ABLE	DEFAULT VAL- UE
OPERATION	<u>0x01</u>	1	bit field		R/W	No	0x00
ON_OFF_CONFIG	<u>0x02</u>	1	bit field		R/W	Yes	0x16
CLEAR_FAULTS	<u>0x03</u>	0			W	No	
STORE_DEFAULT_ALL	<u>0x11</u>	0			W	Yes	
RESTORE_DEFAULT_ALL	<u>0x12</u>	0			W	No	
STORE_USER_ALL	<u>0x15</u>	0			W	Yes	
RESTORE_USER_ALL	<u>0x16</u>	0			W	No	
CAPABILITY	<u>0x19</u>	1	bit field		R		0xD0
VOUT_MODE	<u>0x20</u>	1	mode + exp		R		0x13
VOUT_COMMAND	<u>0x21</u>	2	16-bit linear	V	R/W	Yes	VSET 1)
VOUT_TRIM	<u>0x22</u>	2	16-bit linear	V	R/W	Yes	0.000V
VOUT_CAL_OFFSET	<u>0x23</u>	2	16-bit linear	V	R/W	Yes	0.000V
VOUT_MAX	<u>0x24</u>	2	16-bit linear	V	R/W	Locked	2.008V
VOUT_MARGIN_HIGH	<u>0x25</u>	2	16-bit linear	V	R/W	Yes	1.05 x VSET 1)
VOUT_MARGIN_LOW	<u>0x26</u>	2	16-bit linear	V	R/W	Yes	0.95 x VSET 1)
VOUT_TRANSITION_RATE	<u>0x27</u>	2	11-bit linear	V/ms	R/W	Yes	1V/ms
MAX_DUTY	<u>0x32</u>	2	11-bit linear	%	R/W	Locked	50%
FREQUENCY_SWITCH	<u>0x33</u>	2	11-bit linear	kHz	R/W	Locked	500kHz
POWER_MODE	<u>0x34</u>	1	bit field		R/W	Yes	0x00
INTERLEAVE	<u>0x37</u>	2	bit field		R/W	Yes	0x0000
IOUT_CAL_GAIN	<u>0x38</u>	2	11-bit linear	mΩ	R/W	Locked	vary
IOUT_CAL_OFFSET	<u>0x39</u>	2	11-bit linear	А	R/W	Locked	Vary
VOUT_OV_FAULT_LIMIT	<u>0x40</u>	2	16-bit linear	V	R/W	Yes	1.10 x VSET 1)
VOUT_OV_FAULT_RESPONSE	<u>0x41</u>	1	bit field		R/W	Yes	0xB8
VOUT_OV_WARN_LIMIT	<u>0x42</u>	2	16-bit linear	V	R/W	Yes	1.08 x VSET 1)
VOUT_UV_WARN_LIMIT	<u>0x43</u>	2	16-bit linear	V	R/W	Yes	0.88 x VSET 1)
VOUT_UV_FAULT_LIMIT	<u>0x44</u>	2	16-bit linear	V	R/W	Yes	0.85 x VSET 1)
VOUT_UV_FAULT_RESPONSE	<u>0x45</u>	1	bit field		R/W	Yes	0xB8
IOUT_OC_FAULT_LIMIT	<u>0x46</u>	2	11-bit linear	Α	R/W	Locked	100.00A
IOUT_OC_WARN_LIMIT	<u>0x4A</u>	2	11-bit linear	Α	R/W	Yes	65.00A
IOUT_UC_FAULT_LIMIT	<u>0x4B</u>	2	11-bit linear	Α	R/W	Locked	-70.00A
OT_FAULT_LIMIT	<u>0x4F</u>	2	11-bit linear	°C	R/W	Locked	125°C

PMBus Command Summary



This section provides a summary of the UJT060A0X43 commands followed by their detailed description. The commands are outlined in the order of increasing command codes.

OT_FAULT_RESPONSE 0x50 1 bit field R/W Yes 0x88 OT_WARN_LIMIT 0x51 2 11-bit linear °C R/W Yes 110°C UT_WARN_LIMIT 0x52 2 11-bit linear °C R/W Yes -45°C UT_FAULT_RESPONSE 0x54 1 bit field R/W Yes -50°C VIN_OV_FAULT_LIMIT 0x55 2 11-bit linear V R/W Locked 16.0V VIN_OV_FAULT_RESPONSE 0x55 1 bit field R/W Yes 0x80 VIN_OV_WARN_LIMIT 0x57 2 11-bit linear V R/W Yes 0.820 VIN_UV_FAULT_LIMIT 0x52 2 11-bit linear V R/W Yes 6.5V VIN_UV_FAULT_RESPONSE 0x54 1 bit field R/W Yes 6.5V VIN_UV_FAULT_RESPONSE 0x54 1 bit field R/W Yes 6.5V VIN_UV_FAULT_RESPONSE	PMBUS CMD	CMD CODE	DATA BYTES	DATA FOR- MAT	DATA UNITS	TRANS- FER TYPE	PROTECT ABLE	DEFAULT VAL- UE
UT_WARN_LIMIT	OT_FAULT_RESPONSE	<u>0x50</u>	1	bit field		R/W	Yes	0xB8
UT_FAULT_LIMIT	OT_WARN_LIMIT	<u>0x51</u>	2	11-bit linear	°C	R/W	Yes	110°C
UT_FAULT_RESPONSE 0x54 1 bit field R/W Yes 0x88 VIN_OV_FAULT_LIMIT 0x55 2 11-bit linear V R/W Locked 16.0V VIN_OV_FAULT_RESPONSE 0x56 1 bit field R/W Yes 0x80 VIN_UV_WARN_LIMIT 0x57 2 11-bit linear V R/W Yes 6.8V VIN_UV_FAULT_LIMIT 0x59 2 11-bit linear V R/W Yes 6.8V VIN_UV_FAULT_RESPONSE 0x54 1 bit field R/W Yes 0.5V VIN_UV_FAULT_RESPONSE 0x54 1 bit field R/W Yes 0.5B VIN_UV_FAULT_RESPONSE 0x54 1 </td <td>UT_WARN_LIMIT</td> <td><u>0x52</u></td> <td>2</td> <td>11-bit linear</td> <td>°C</td> <td>R/W</td> <td>Yes</td> <td>-45°C</td>	UT_WARN_LIMIT	<u>0x52</u>	2	11-bit linear	°C	R/W	Yes	-45°C
VIN_OV_FAULT_LIMIT 0.55 2 11-bit finear V R/W Locked 16.0V VIN_OV_FAULT_RESPONSE 0.x56 1 bit field R/W Yes 0.x80 VIN_OV_WARN_LIMIT 0.x57 2 11-bit linear V R/W Yes 14.5V VIN_UV_FAULT_LIMIT 0.x58 2 11-bit linear V R/W Yes 6.8V VIN_UV_FAULT_LIMIT 0.x59 2 11-bit linear V R/W Yes 6.8V VIN_UV_FAULT_LIMIT 0.x59 2 11-bit linear V R/W Yes 6.8V VIN_UV_FAULT_LIMIT 0.x59 2 11-bit linear V R/W Yes 0.8B VIN_UV_FAULT_LIMIT 0.x59 2 11-bit linear V R/W Yes 0.8B VIN_UV_FAULT_LIMIT 0.x59 2 11-bit linear V R/W Yes 0.90 VSET ¹³ VIN_UV_FAULT_LIMIT 0.x56 2 11-bit linear M <td>UT_FAULT_LIMIT</td> <td><u>0x53</u></td> <td>2</td> <td>11-bit linear</td> <td>°C</td> <td>R/W</td> <td>Yes</td> <td>-50°C</td>	UT_FAULT_LIMIT	<u>0x53</u>	2	11-bit linear	°C	R/W	Yes	-50°C
VIN_OV_FAULT_RESPONSE 0.56 1 bit field R/W Yes 0x80 VIN_OV_WARN_LIMIT 0x57 2 11-bit linear V R/W Yes 14.5V VIN_UV_WARN_LIMIT 0x58 2 11-bit linear V R/W Yes 6.8V VIN_UV_FAULT_LIMIT 0x59 2 11-bit linear V R/W Yes 6.5V VIN_UV_FAULT_RESPONSE 0x5A 1 bit field R/W Yes 0x88 POWER_GOOD_ON 0x5E 2 11-bit linear V R/W Yes 0.90 x VSET 3 TON_DELAY 0x60 2 11-bit linear ms R/W Yes 0.90 x VSET 3 TON_RISE 0x61 2 11-bit linear ms R/W Yes 0ms TOFF_PELAY 0x64 2 11-bit linear ms R/W Yes 0ms TATUS_BYTE 0x78 1 bit field R STATUS_WORD 0x79 2 bi	UT_FAULT_RESPONSE	<u>0x54</u>	1	bit field		R/W	Yes	0xB8
VIN_OV_WARN_LIMIT	VIN_OV_FAULT_LIMIT	<u>0x55</u>	2	11-bit linear	V	R/W	Locked	16.0V
VIN_UV_WARN_LIMIT	VIN_OV_FAULT_RESPONSE	<u>0x56</u>	1	bit field		R/W	Yes	0x80
VIN_UV_FAULT_LIMIT	VIN_OV_WARN_LIMIT	<u>0x57</u>	2	11-bit linear	V	R/W	Yes	14.5V
VIN_UV_FAULT_RESPONSE	VIN_UV_WARN_LIMIT	<u>0x58</u>	2	11-bit linear	V	R/W	Yes	6.8V
POWER_GOOD_ON 0x5E 2 11-bit linear V R/W Yes 0.90 x VSET ¹⁾ TON_DELAY 0x60 2 11-bit linear ms R/W Yes 0ms TON_RISE 0x61 2 11-bit linear ms R/W Yes 4ms TOF_DELAY 0x64 2 11-bit linear ms R/W Yes 0ms TOF_FALL 0x65 2 11-bit linear ms R/W Yes 2ms STATUS_BYTE 0x78 1 bit field R STATUS_UNCD 0x79 2 bit field R STATUS_VOUT 0x7A 1 bit field R STATUS_INPUT 0x7C 1 bit field R STATUS_INPUT 0x7C 1 bit field R R STATUS_CML Qx7E 1 bit field R STATUS_MFR_SPECIFIC 0x80 1 bit field R R READ_IN 0x88 2 11-bit linear	VIN_UV_FAULT_LIMIT	<u>0x59</u>	2	11-bit linear	V	R/W	Yes	6.5V
TON_DELAY 0x60 2 11-bit linear ms R/W Yes Oms TON_RISE 0x61 2 11-bit linear ms R/W Yes 4ms TOFF_DELAY 0x64 2 11-bit linear ms R/W Yes 0ms TOFF_FALL 0x65 2 11-bit linear ms R/W Yes 2ms STATUS_BYTE 0x78 1 bit field R STATUS_WORD 0x79 2 bit field R STATUS_WORD 0x79 2 bit field R R STATUS_WORD 0x79 2 bit field R R STATUS_WORD 0x79 1 bit field R R STATUS_WORD 0x78 1 bit field R R STATUS_WORD 0x7E 1 bit field R R STATUS_WORD 0x7E 1 bit field R R STATUS_WORD R R STATUS_WORD R R TEAUS_WORD	VIN_UV_FAULT_RESPONSE	<u>0x5A</u>	1	bit field		R/W	Yes	0xB8
TON_RISE 0x61 2 11-bit linear ms R/W Yes 4ms TOFF_DELAY 0x64 2 11-bit linear ms R/W Yes 0ms TOFF_DELAY 0x65 2 11-bit linear ms R/W Yes 0ms TOFF_PALL 0x65 2 11-bit linear ms R/W Yes 2ms STATUS_BYTE 0x78 1 bit field R R STATUS_WORD 0x79 2 bit field R R STATUS_WORD 0x70 1 bit field R R STATUS_WORD 0x70 1 bit field R R STATUS_WORD 0x70 1 bit field R R STATUS_WORD R R R	POWER_GOOD_ON	<u>0x5E</u>	2	11-bit linear	V	R/W	Yes	0.90 x VSET 1)
TOFF_DELAY Ox64 2 11-bit linear ms R/W Yes Oms TOFF_FALL Ox65 2 11-bit linear ms R/W Yes 2ms STATUS_BYTE Ox78 1 bit field R R STATUS_WORD Ox79 2 bit field R R STATUS_WORD Ox74 1 bit field R R STATUS_WORD Ox76 1 bit field R R STATUS_WORD Ox76 1 bit field R R STATUS_WORD Ox76 1 bit field R R STATUS_UNDUT Ox76 1 bit field R R STATUS_TEMPERATURE Ox70 1 bit field R R STATUS_CML Qx7E 1 bit field R R STATUS_CML Qx7E 1 bit field R R READ_UNI Qx88 2 11-bit linear V R READ_UNIN Qx88 2 11-bit linear V R	TON_DELAY	<u>0x60</u>	2	11-bit linear	ms	R/W	Yes	0ms
TOFF_FALL 0x65 2 11-bit linear ms R/W Yes 2ms STATUS_BYTE 0x78 1 bit field R STATUS_WORD 0x79 2 bit field R STATUS_VOUT 0x7A 1 bit field R STATUS_IOUT 0x7B 1 bit field R STATUS_INPUT 0x7C 1 bit field R STATUS_TEMPERATURE 0x7D 1 bit field R STATUS_CML 0x7E 1 bit field R STATUS_MFR_SPECIFIC 0x80 1 bit field R READ_VIN 0x88 2 11-bit linear V R READ_ION 0x88 2 11-bit linear V R READ_VOUT 0x8B 2 11-bit linear V R READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_TEMPERATURE_1 0x90 2 11-bit linear	TON_RISE	<u>0x61</u>	2	11-bit linear	ms	R/W	Yes	4ms
STATUS_BYTE 0x78 1 bit field R STATUS_WORD 0x79 2 bit field R STATUS_VOUT 0x7A 1 bit field R STATUS_IOUT 0x7B 1 bit field R STATUS_INPUT 0x7C 1 bit field R STATUS_TEMPERATURE 0x7D 1 bit field R STATUS_CML 0x7E 1 bit field R STATUS_MFR_SPECIFIC 0x80 1 bit field R READ_VIN 0x88 2 11-bit linear V R READ_ION 0x88 2 11-bit linear A R READ_IOUT 0x8B 2 11-bit linear V R READ_TEMPERATURE_1 0x8D 2 11-bit linear C R READ_TEMPERATURE_1 0x8D 2 11-bit linear C R READ_TEMPERATURE_1 0x94 2 11-bit linear KHZ R </td <td>TOFF_DELAY</td> <td><u>0x64</u></td> <td>2</td> <td>11-bit linear</td> <td>ms</td> <td>R/W</td> <td>Yes</td> <td>0ms</td>	TOFF_DELAY	<u>0x64</u>	2	11-bit linear	ms	R/W	Yes	0ms
STATUS_WORD 0x79 2 bit field R STATUS_VOUT 0x7A 1 bit field R STATUS_IOUT 0x7B 1 bit field R STATUS_INPUT 0x7C 1 bit field R STATUS_TEMPERATURE 0x7D 1 bit field R STATUS_CML 0x7E 1 bit field R STATUS_MFR_SPECIFIC 0x80 1 bit field R READ_VIN 0x88 2 11-bit linear V R READ_IIN 0x89 2 11-bit linear A R READ_VOUT 0x88 2 11-bit linear V R READ_IOUT 0x8C 2 11-bit linear A R READ_TEMPERATURE_1 0x8D 2 11-bit linear % R READ_FREQUENCY 0x94 2 11-bit linear W R READ_POUT 0x96 2 11-bit linear W <	TOFF_FALL	<u>0x65</u>	2	11-bit linear	ms	R/W	Yes	2ms
STATUS_VOUT 0x7A 1 bit field R STATUS_IOUT 0x7B 1 bit field R STATUS_INPUT 0x7C 1 bit field R STATUS_TEMPERATURE 0x7D 1 bit field R STATUS_CML 0x7E 1 bit field R STATUS_MFR_SPECIFIC 0x80 1 bit field R READ_VIN 0x88 2 11-bit linear V R READ_IIN 0x89 2 11-bit linear A R READ_VOUT 0x88 2 11-bit linear V R READ_IOUT 0x8C 2 11-bit linear A R READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_POUTY_CYCLE 0x94 2 11-bit linear W R READ_POUT 0x95 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear	STATUS_BYTE	<u>0x78</u>	1	bit field		R		
STATUS_IOUT 0x7B 1 bit field R STATUS_INPUT 0x7C 1 bit field R STATUS_TEMPERATURE 0x7D 1 bit field R STATUS_CML 0x7E 1 bit field R STATUS_MFR_SPECIFIC 0x80 1 bit field R READ_VIN 0x88 2 11-bit linear V R READ_IIN 0x89 2 11-bit linear A R READ_VOUT 0x8B 2 11-bit linear V R READ_IOUT 0x8C 2 11-bit linear A R READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_DUTY_CYCLE 0x94 2 11-bit linear W R READ_POUT 0x95 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	STATUS_WORD	<u>0x79</u>	2	bit field		R		
STATUS_INPUT Ox7C 1 bit field R STATUS_TEMPERATURE 0x7D 1 bit field R STATUS_CML 0x7E 1 bit field R STATUS_MFR_SPECIFIC 0x80 1 bit field R READ_VIN 0x88 2 11-bit linear V R READ_IIN 0x89 2 11-bit linear A R READ_VOUT 0x8B 2 11-bit linear V R READ_IOUT 0x8C 2 11-bit linear A R READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_DUTY_CYCLE 0x94 2 11-bit linear % R READ_FREQUENCY 0x95 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	STATUS_VOUT	<u>0x7A</u>	1	bit field		R		
STATUS_TEMPERATURE 0x7D 1 bit field R STATUS_CML 0x7E 1 bit field R STATUS_MFR_SPECIFIC 0x80 1 bit field R READ_VIN 0x88 2 11-bit linear V R READ_IIN 0x89 2 11-bit linear A R READ_VOUT 0x8B 2 11-bit linear V R READ_IOUT 0x8C 2 11-bit linear A R READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_DUTY_CYCLE 0x94 2 11-bit linear % R READ_FREQUENCY 0x95 2 11-bit linear W R READ_PIN 0x96 2 11-bit linear W R	STATUS_IOUT	<u>0x7B</u>	1	bit field		R		
STATUS_CML Ox7E 1 bit field R STATUS_MFR_SPECIFIC Ox80 1 bit field R READ_VIN Ox88 2 11-bit linear V R READ_IIN Ox89 2 11-bit linear A R READ_VOUT Ox88 2 11-bit linear V R READ_IOUT Ox8C 2 11-bit linear A R READ_TEMPERATURE_1 Ox8D 2 11-bit linear °C R READ_DUTY_CYCLE Ox94 2 11-bit linear KHz R READ_FREQUENCY Ox95 2 11-bit linear W R READ_POUT Ox96 2 11-bit linear W R READ_PIN Ox97 2 11-bit linear W R	STATUS_INPUT	<u>0x7C</u>	1	bit field		R		
STATUS_MFR_SPECIFIC 0x80 1 bit field R READ_VIN 0x88 2 11-bit linear V R READ_IIN 0x89 2 11-bit linear A R READ_VOUT 0x8B 2 11-bit linear V R READ_IOUT 0x8C 2 11-bit linear A R READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_DUTY_CYCLE 0x94 2 11-bit linear % R READ_FREQUENCY 0x95 2 11-bit linear W R READ_POUT 0x96 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	STATUS_TEMPERATURE	<u>0x7D</u>	1	bit field		R		
READ_VIN 0x88 2 11-bit linear V R READ_IIN 0x89 2 11-bit linear A R READ_VOUT 0x8B 2 11-bit linear V R READ_IOUT 0x8C 2 11-bit linear A R READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_DUTY_CYCLE 0x94 2 11-bit linear % R READ_FREQUENCY 0x95 2 11-bit linear kHz R READ_POUT 0x96 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	STATUS_CML	<u>0x7E</u>	1	bit field		R		
READ_IIN 0x89 2 11-bit linear A R READ_VOUT 0x8B 2 11-bit linear V R READ_IOUT 0x8C 2 11-bit linear A R READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_DUTY_CYCLE 0x94 2 11-bit linear % R READ_FREQUENCY 0x95 2 11-bit linear kHz R READ_POUT 0x96 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	STATUS_MFR_SPECIFIC	<u>0x80</u>	1	bit field		R		
READ_VOUT 0x8B 2 11-bit linear V R READ_IOUT 0x8C 2 11-bit linear A R READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_DUTY_CYCLE 0x94 2 11-bit linear % R READ_FREQUENCY 0x95 2 11-bit linear kHz R READ_POUT 0x96 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	READ_VIN	<u>0x88</u>	2	11-bit linear	V	R		
READ_IOUT 0x8C 2 11-bit linear A R READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_DUTY_CYCLE 0x94 2 11-bit linear % R READ_FREQUENCY 0x95 2 11-bit linear kHz R READ_POUT 0x96 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	READ_IIN	<u>0x89</u>	2	11-bit linear	Α	R		
READ_TEMPERATURE_1 0x8D 2 11-bit linear °C R READ_DUTY_CYCLE 0x94 2 11-bit linear % R READ_FREQUENCY 0x95 2 11-bit linear kHz R READ_POUT 0x96 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	READ_VOUT	<u>0x8B</u>	2	11-bit linear	V	R		
READ_DUTY_CYCLE 0x94 2 11-bit linear % R READ_FREQUENCY 0x95 2 11-bit linear kHz R READ_POUT 0x96 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	READ_IOUT	<u>0x8C</u>	2	11-bit linear	Α	R		
READ_FREQUENCY 0x95 2 11-bit linear kHz R READ_POUT 0x96 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	READ_TEMPERATURE_1	<u>0x8D</u>	2	11-bit linear	°C	R		
READ_POUT 0x96 2 11-bit linear W R READ_PIN 0x97 2 11-bit linear W R	READ_DUTY_CYCLE	<u>0x94</u>	2	11-bit linear	%	R		
READ_PIN 0x97 2 11-bit linear W R	READ_FREQUENCY	<u>0x95</u>	2	11-bit linear	kHz	R		
	READ_POUT	<u>0x96</u>	2	11-bit linear	W	R		
PMBUS_REVISION 0x98 1 bit field R 1.3	READ_PIN	<u>0x97</u>	2	11-bit linear	W	R		
	PMBUS_REVISION	<u>0x98</u>	1	bit field		R		1.3





This section provides a summary of the UJT060A0X43 commands followed by their detailed description. The commands are outlined in the order of increasing command codes.

PMBUS CMD	CMD CODE	DATA BYTES	DATA FOR- MAT	DATA UNITS	TRANS- FER TYPE	PROTECT ABLE	DEFAULT VAL- UE
IC_DEVICE_ID	<u>OxAD</u>	4	bit field		R		0x49A03100
IC_DEVICE_REV	<u>OxAE</u>	4	bit field		R		0x09000905
USER_DATA_00	<u>0xB0</u>	17	bit field		R/W	Yes	
USER_DATA_01	<u>0xB1</u>	17	bit field		R/W	Yes	
USER_DATA_02	<u>0xB2</u>	17	bit field		R/W	Yes	
ISENSE_CONFIG	<u>0xD0</u>	2	bit field		R/W	Locked	0x2201
USER_CONFIG	<u>0xD1</u>	2	bit field		R/W	Yes	0x0040
DDC_CONFIG	<u>0xD3</u>	2	bit field		R/W	Yes	0xXX00
POWER_GOOD_DELAY	<u>0xD4</u>	2	bit field	ms	R/W	Yes	1ms
ASCR_ADVANCED	<u>0xD5</u>	2	bit field		R/W	Yes	0x20FF
INDUCTOR	<u>0xD6</u>	2	11-bit linear	μН	R/W	Locked	0.185μΗ
SNAPSHOT_FAULT_MASK	<u>0xD7</u>	2	bit field		R	Yes	0x0000
OVUV_CONFIG	0xD8	1	bit field		R/W	Yes	0x02
MFR_SMBALERT_MASK	<u>0xDB</u>	7	bit field		R	Yes	0x0000
TEMPCO_CONFIG	0xDC	1	bit field		R/W	Locked	0x2C
DEADTIME	<u>0xDD</u>	2	2x8-bit linear	ns	R/W	Locked	10ns/10ns
ASCR_CONFIG	<u>0xDF</u>	4	bit field				
SEQUENCE	0xE0	2	bit field		R/W	Yes	0x804000FF
TRACK_CONFIG	<u>0xE1</u>	1	bit field		R/W	Yes	0x0000
DDC_GROUP	<u>0xE2</u>	4	bit field		R/W	Yes	0x00
STORE_CONTROL	<u>0xE3</u>	1	bit field		R/W	Yes	
DEVICE_ID	0xE4	16	bit field		R		ISL68314-0-E0905
MFR_IOUT_OC_FAULT_RESPONSE	<u>0xE5</u>	1	bit field		R/W	Yes	0xB8
MFR_IOUT_UC_FAULT_RESPONSE	<u>0xE6</u>	1	bit field		R/W	Yes	0xBA
IOUT_AVG_OC_FAULT_LIMIT	<u>0xE7</u>	2	11-bit linear	Α	R/W	Locked	75A
IOUT_AVG_UC_FAULT_LIMIT	<u>0xE8</u>	2	11-bit linear	Α	R/W	Locked	-50A
SNAPSHOT	<u>0xEA</u>	32	bit field		R	Yes	
BLANK_PARAMS	<u>OxEB</u>	32	bit field		R/W	Yes	
STORE_DATA	0xF2	4	bit field		R/W	Yes	
SNAPSHOT_CONTROL	0xF3	2	bit field		R/W	Yes	0x0800
PINSTRAP_READ_STATUS	<u>0xF5</u>	5	bit field		R		
IIN_CAL_OFFSET	0xF6	2	11-bit linear	Α	R/W	Yes	0.0A
SECURITY_CONTROL	<u>0xFA</u>	1	bit field		R/W	No	0x01
PASSWORD	<u>OxFB</u>	9	bit field		W	No	
WRITE_PROTECT	<u>0xFD</u>	32	bit field		R/W	Yes	



Each command will have the following basic information.

Command Name (Code)

Definition

Data format

Factory default

Additional information may be provided if necessary.

OPERATION (0x01)

Definition: Changes output state of the module, sets V_{OUT} margins and margin's fault response.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Follow	ving Table						
Default Value	N/A							
Bits	Purpose			Bit Value	Meaning			
7	Controls n	nodule output st	tate	0	Off (see C	N_OFF_CONFI	G)	
				1	On (see O	N_OFF_CONFIG	G)	
6	Controls t	he power down	behavior.	0		immediately tu L are ignored.	rned off. TOFF_	DELAY and
				1	Device is t	turned off obse	rving TOFF_DEL	AY and TOFF_FALL
5:4	Output Vo	ltage		00	VOUT is s	set by VOUT_CO	DMMAND	
				01	VOUT is s	et by VOUT_MA	RGIN_LOW	
				10	VOUT is s	et by VOUT_MA	RGIN_HIGH	
				11	Not used			
3:2	Margin Fa	ult Response		00	Not used			
				01		used by VOUT_N NRGIN_LOW are	MARGIN_HIGH or ignored.	
				10		used by VOUT_N NRGIN_LOWare	MARGIN_HIGH or acted on	
				11	Not used			
1:0	Not used			00	Not used			

age 29 Version 1.7



ON_OFF_CONFIG (0x02)

Definition: Configures the interpretation and coordination of the OPERATION command and the ON/OFF pin state .

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Not used	Not used	Not used	pu	cmd	cpr	pol	сра
Default Value	0	0	0	1	0	1	1	0
Bits	Purpose			Bit Value	Meaning			
7:5	Not Used			000	Not Used			
4		s the response to and and ON/OFF		0	Device is a	always on		
				1				ded by the EN pin ned in Bits [3:0]).
3	Set the respo	onse to the OPEF	RATION com-	0	0 Ignores	on/off portion	of the OPERATIC	N command
				1		to on/off portion to the setting o		TION command
2	Set the respo	onse to the ON/0	OFF pin state	0	Ignores O command		off controlled by	the OPERATION
				1				o start the module. epending on Bit 4.
1	Polarity of E	NABLE pin		0	Not Used			
				1	Active hig	jh only		
0	ENABLE pin unit to turn	action when con off	nmanding the	0	Use the co	onfigured ramp	-down settings	("soft-off")
				1	Turn off tl	he output imme	diately	

CLEAR_FAULTS (0x03)

Definition: Clears all fault bits in all registers and releases the SALRT pin (if asserted) simultaneously. If a fault condition still exists, the bit reasserts immediately. This command does not restart a device if it has shut down, it only clears the faults.

STORE_DEFAULT_ALL (0x11)

Definition: Stores all current PMBus values from the operating memory into the nonvolatile DEFAULT store memory. To clear the DEFAULT store, perform a RESTORE_FACTORY then STORE_DEFAULT_ALL. To add to the DEFAULT store, perform a RESTORE_DEFAULT_ALL, write commands to be added, then STORE_DEFAULT_ALL. This command should not be used during device operation, the device is unresponsive for 100ms while storing values.

Page 30 Version 1.7



RESTORE_DEFAULT_ALL (0x12)

Definition: Restores PMBus settings from the nonvolatile DEFAULT store memory into the operating memory. These settings are loaded during at power-up if not superseded by settings in USER store. Security level is changed to Level 1 following this command. This command should not be used during device operation, the device is unresponsive for 100ms while storing values.

STORE_USER_ALL (0x15)

Definition: Stores all PMBus settings from the operating memory to the nonvolatile USER store memory. To clear the USER store, perform a RESTORE_FACTORY then STORE_USER_ALL. To add to the USER store, perform a RESTORE_USER_ALL, write commands to be added, then STORE_USER_ALL. This command should not be used during device operation; the device is unresponsive for 100ms while storing values.

RESTORE_USER_ALL (0x16)

Definition: Restores all PMBus settings from the USER store memory to the operating memory. Command performed at power-up. Do not use this command during device operation; the device is unresponsive for 100ms while restoring values.

CAPABILITY (0x19)

Definition: Reports some of the device's communications capabilities and limits.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Function	See Follo	owing Table						
Default Value	1	1	0	1	0	0	0	0
Bits	Purpose			Bit Value	Meaning			
7	Packet E	rror Checking		0	Packet E	rror Checking r	ot supported.	
				1	Packet E	rror Checking	is supported.	
6:5	Maximu	m Bus Speed		10	Maximur	n supported b	us speed is 1MH	z
4	SMBALE	RT#		0	support	ce does not hav the SMBus ponse protoco		pin and does not
				1		ce has a SMBA sponse protoco		ipports the SMBus
3	Numeric	Format		0	Numeric	data is in LINE	AR or DIRECT fo	rmat.
2	AVSBus S	Support		0	AVSBus i	s not supporte	ed.	
1:0	Not Use	d		00	Not used	1		

Page 31 Version 1.7



VOUT_MODE (0x20)

Definition: Reports the VOUT mode and provides the exponent used in calculating several VOUT settings.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Function	See Followi	ng Table						
Default Value	0	0	0	1	0	0	1	1
Mode	Bits 7:5	Bits 4:0	(Parameter)`					
Linear	000	5-bit two	•	t exponent for	the mantissa del	ivered as the da	ta bytes for an o	output voltage relat-
Exponent	10011	-13 (deci	mal)					

VOUT_COMMAND (0x21)

Definition: Sets or reports the target output voltage. The range of acceptable values is from 0.45V to V_{OUT_MAX} . If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit, a fault will be recorded in STATUS_CML and a warning will be recorded in STATUS_VOUT.

Format	Linear	-16 Uns	igned													
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default Value	VSET/	'SA Pin-	strap S	etting												

Units: V

Equation: VOUT = VOUT COMMAND × 2-13

Range: 0.45V to VOUT_MAX

VOUT TRIM (0x22)

Definition: Applies a fixed trim voltage to the output voltage command value. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and a fault will be recorded in STATUS_CML.

Format	Linea	r-16 Uns	igned													
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Units: V

Equation: VOUT trim = VOUT TRIM × 2⁻¹³

Range: ±0.15V. Default Value 0

VOUT_CAL_OFFSET (0x23)

Definition: Applies a fixed offset voltage to the output voltage command value. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and a fault will be recorded in STATUS_CML. .

Units: V

ge 32 Version 1.7



Format	Linea	r-16 Uns	igned													
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Equation: VOUT calibration offset = VOUT CAL OFFSET × 2-13

Range: ±0.15V

VOUT_MAX (0x24)

Definition: Sets the upper limit of the output voltage of the module regardless of any other commands or combinations. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and a fault will be recorded in STATUS_CML .

Format	Linea	r-16 Uns	igned													
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Equation: VOUT_MAX = VOUT_MAX x 2-13

Range: 0.45V to 5.5V Default value: 2.008V

Units: V

VOUT_MARGIN_HIGH (0x25)

Definition: Sets the value of VOUT during margin high. The command loads the module with the voltage to which the output is to be changed when the OPERATION command is set to "Margin High". If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit, a fault will be recorded in STATUS_CML and

Format	Linea	r-16 Uns	igned													
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default Value	1.05 x	VSET/S	A pin-st	rap sett	ing											

a warning will be recorded in STATUS_VOUT

Units: V

Equation: VOUT margin high = VOUT_MARGIN_HIGH x 2⁻¹³

Range: 0.1V to VOUT_MAX

VOUT_MARGIN_LOW (0x26)

Definition: Sets the value of VOUT during margin low. The command loads the module with the voltage to which the output is to be changed when the OPERATION command is set to "Margin Low". If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit, a fault will be recorded in STATUS_CML and a warning will be recorded in STATUS_VOUT.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default Value	0.95 x	VSET/S	A pin-st	trap set	ting											

Page 33 Version 1.7



Units: V

Equation: VOUT margin low = VOUT MARGIN LOWx2-13

Range: 0.1V to VOUT_MAX

VOUT_TRANSITION_RATE(0x27)

Definition: Sets the rate at which the output voltage should change when the module receives an OPERATION command that

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expor	nent, N			Signed	Mantiss	a, Y								
Default Value	1	0	1	1	1	0	1	0	0	0	0	0	0	0	0	0

requires output voltage change. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Units: V/ms

Equation: $VOUT_TRANSITION_RATE = Y \times 2^N$ Range: 0.1 to 4V/ms. Default Value: 1V/ms

MAX_DUTY (0x32)

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	1	1	1	0	0	0	1	1	0	0	1	0	0	0	0	0

Definition: Sets the maximum allowable duty cycle of the PWM output. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML

Equation: $MAX_DUTY = Y \times 2N$

Range: 0 to 100% Default value: 50%

Units: %

FREQUENCY_SWITCH (0x33)

Definition: Sets the switching frequency of the module. Initial default value is defined by a pin-strap and this value can be over-ridden by writing this command. If an external SYNC is utilized, this value should be set as close as possible to the external clock value. The output must be disabled when writing this command. Available frequencies are defined by the equation fSW = 30MHz/n where $30 \le n \le 150$. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS CML

Format	11-bit linear																
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Function	Signed Exponent, N						Signed Mantissa, Y										
Default Value	1	1	1	1	1	0	1	1	1	1	1	0	1	0	0	0	

Page 34 Version 1.7



Equation: FREQUENCY SWITCH = Y x 2N

Range: 200kHz to 1000kHz Default value: 500kHz

POWER_MODE (0x34)

Definition: Enables and disables Diode Emulation Mode (DEM).

Format	Bit Field											
Bit Position	7	6	5	4	3	2	1	0				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Function	See Follow	ing Table										
Default Value	1	0	0	0	0	0	0	0				
Bits	Purpose			Bit Value	Meaning	Meaning						
7:1	Not Used			0	Packet Er	ror Checking no	t supported.					
0	Maximum I	Efficiency		1	Packet Error Checking is supported.							

INTERLEAVE (0x37)

Definition: Configures the phase offset of a module that is sharing a common SYNC clock with other modules. Interleaved is used for setting the phase offset between individual modules, current sharing groups, and/or combination of modules and current sharing groups. The offset for modules within single sharing group is set automatically.

Format	16-bit unsigned																
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Function	See Fo	ollowing	J Table														
Default Value	0	0	0	0	0	0	0 0 0 0 0 0 Last 4 bits of PMBus Address							PMBus			
Bits	Purpo	se			Value		Descri	ption									
15:8	Not U	sed			0		Not used										
7:4	Not Used				0		Not used										
3:0	Position in Group (Interleave Order)				0		Sets position of the device's rail within the group. A valu 16. Position 1 has a 22.5 degree offset.						lue of 0 i	s interp	reted as		

IOUT_CAL_GAIN(0x38)

Definition: Sets the effective impedance across the current sense circuit for use in the calculating output current at $+25^{\circ}$ C. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML

Format	11-bit linear															
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signed Exponent, N						Signed Mantissa, Y									
Default Value	1	0	1	0	1	0	1	0	0	0	0	1	0	1	0	0

Page 35 Version 1.7



Equation: IOUT CAL GAIN = $Y \times 2N$

Range: $>0m\Omega$ to $1000m\Omega$ Default value: $0.26m\Omega$

IOUT_CAL_OFFSET(0x39)

Definition: Adjusts the offset in the output current sensing circuit. (Also used to compensate for delayed measurement of current ramp due to the current sensing blanking time. See ISENSE_CONFIG.) If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	11-bit linear															
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signed Exponent, N					Signe	d Mantis	ssa, Y								
Default Value	1	0	1	0	1	0	1	0	0	0	0	1	0	1	0	0

Equation: $IOUT_CAL_OFFSET = Y \times 2N$

Range: -10A to 10A Default value: 0A

Units: A

VOUT_OV_FAULT_LIMIT(0x40)

Definition: Sets the VOUT overvoltage fault threshold. VOUT_OV_WARN _LIMIT must be set below the VOUT_OV_FAULT_LIMIT for fault responses with restart attempts to function properly. When VOUT_OV_FAULT_LIMIT has been exceeded the module will set the VOUT bit in STATUS_WORD, set the VOUT_OV_FAULT bit in STATUS_VOUT, and notifies the host. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit, a fault will be recorded in STATUS_CML and a warning will be recorded in STATUS_VOUT Units: V

Format	16-bit unsigned															
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default Value	1.1 x V	SET/SA	pin-stra	ap settir	ng											

Equation: VOUT OV fault limit = VOUT OV FAULT LIMIT × 2-13

Range: 0.45V to 6.0V

VOUT_OV_FAULT_RESPONSE(0x41)

Definition: Configures the \underline{V}_{OUT} overvoltage fault response. During fault conditions the module may respond to different faults, in which instances the number of retry attempts may appear to be incorrect.

Page 36 Version 1.7



Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Follow	ving Table						
Default Value	1	0	1	1	1	0	0	0
Bits	Purpose			Bit Value	Description	on		
7:6	 Pulls SAL Sets the isters. Fau 	behavior, the de .RT low related fault bit ılt bits are only c ULTS command.	in the status re leared by the	00-01,11 10 g-	Not used Disable O	utput and retr	y according to b	its [5:3]
5:3	Retry Sett	ing		001-110	Not used			
				111	OFF (by the bias power the unit to put voltage time between two time between the between t	he ENABLE pin er is removed, c o shut down. A ge falls below t veen the start c	or another fault or retry is attempt he VOUT_OV_W	ommand or both), condition causes ed after the out- ARN_LIMIT. The to restart is set by
2:0	Retry Dela	у		000-111	-	-	+1)*35ms. Sets t ts. Range is 35m	the time between s to 280ms.

VOUT_OV_WARN_LIMIT(0x42)

Definition: Sets the VOUT overvoltage warning threshold. VOUT_OV_WARN_LIMIT must be set below the VOUT_OV_FAULT_LIMIT for fault responses with restart attempts to function properly. When the VOUT_OV_FAULT_RESPONSE is set to retry, a retry will not be attempted until the output voltage has fallen below the VOUT_OV_WARN_LIMIT. When the VOUT_OV_WARN_LIMIT has been exceeded the module sets the VOUT bit in STATUS_WORD, sets the VOUT_OV_WARNING bit in STATUS_VOUT and notifies the host. In the case of a fast VOUT overvoltage transition a VOUT_OV_WARN_LIMIT fault may not be recorded. If a value outside of the acceptable range is written to this com-

Format	Linea	r-16 Uns	igned													
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default Value	1.08x	VSET/S	A pin-st	rap sett	ing											

mand, the module will set the value equal to the lower or the upper limit and a fault will be recorded in STATUS CML

Units: V

Equation: VOUT OV Warn limit = VOUT_OV_WARN_LIMIT × 2⁻¹³

Range: 0.45V to 5.5V

VOUT_UV_WARN_LIMIT(0x43)

Definition: Sets the VOUT undervoltage warning threshold. This fault is masked during ramp, before power-good is asserted or when the module is disabled. VOUT_UV_WARN_LIMIT must be set to a value below POWER_GOOD_ON and above VOUT_UV_FAULT_LIMIT. When the VOUT_UV_WARN_LIMIT has been exceeded the module sets the VOUT bit in STATUS_WORD, sets the VOUT_UV_WARNING bit in STATUS_VOUT and notifies the host. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit, a fault will be recorded in STATUS_CML

Page 37 Version 1.7



Format	Linea	r-16 Uns	igned													
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default Value	0.88 x	0.88 x VSET/SA pin-strap setting														

Units: V

Equation: VOUT UV Warn limit = VOUT UV WARN LIMIT × 2-13

Range: 0.45V to 5.5V

VOUT_UV_FAULT_LIMIT(0x44)

Definition: Sets the V_{OUT} undervoltage fault threshold. This fault is masked during ramp, before power-good is asserted or when the module is disabled. VOUT_UV_FAULT_LIMIT must be set to a value below VOUT_UV_WARN_LIMIT and POWER_GOOD_ON. When the VOUT_UV_FAULT_LIMIT has been exceeded, the module sets the VOUT bit in STATUS_WORD, sets the VOUT_UV_FAULT bit in STATUS_VOUT and notifies the host. If a value

Format	Linea	r-16 Uns	igned													
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Default Value 0.85 x VSET/SA pin-strap setting

outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and a fault will be recorded in STATUS_CML.

Units: V

Equation: VOUT UV fault limit = VOUT UV FAULT LIMIT × 2-13

Range: 0.45V to 5.5V

VOUT_UV_FAULT_RESPONSE(0x45)

Definition: Configures the VOUT undervoltage fault response. Note that VOUT undervoltage faults can only occur after power-good has been asserted. Under some circumstances this will cause the output to stay fixed below the power-good threshold indefinitely. If this behavior is undesired, use setting 0x80. The retry response will always retry since a faulted state will be, by definition, below the VOUT_UV_WARN threshold. When a fault condition is applied to a rail, due to module timing, it is possible for different faults to trigger the module to shut down. In these cases, the number of retry attempts may appear to be incorrect

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Follow	ving Table						
Default Value	1	0	1	1	1	0	0	0
Bits	Purpose			Bit Value	Descripti	on		
7:6	 Pulls SAL Sets the isters. Fau 	behavior, the de .RT low related fault bit ılt bits are only c ULTS command	in the status re leared by the	00-01,11 10 g-	Not used Disable o		according to bi	its [5:3}

Page 38 Version 1.7



5:3	Retry Setting	000-110	Not used
		111.	Attempts to restart continuously, until it is commanded OFF (by the ENABLE pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down. A retry is attempted after the output voltage falls below the VOUT_OV_WARN_LIMIT. The time between the start of each attempt to restart is set by the value in Bits [2:0] multiplied by 35ms.
		000	No-retry
2:0	Retry Delay	000-111	Retry delay time = (Value +1)*35ms. Sets the time between retries in 35ms increments. Range is 35ms to 280ms.

IOUT_OC_FAULT_LIMIT(0x46)

Definition: Sets the IOUT peak overcurrent fault threshold. This limit is applied to current measurement samples taken after the current sense blanking time has expired. The fault occurs after this limit is exceeded for the number of consecutive samples as defined in ISENSE CONFIG. This feature shares the OC fault bit operation in STATUS IOUT and

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	igned Exponent, N					d Mantis	ssa, Y								
Default Value	1	1	1	0	1	0	1	1	0	0	1	0	0	0	0	0

MFR_IOUT_OC_FAULT_RESPONSE with IOUT_AVG_OC_FAULT_LIMIT. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML. Units: Amps

Equation: IOUT_OC_FAULT_LIMIT = $Y \times 2^N$ Range: 0A to 100A **Default value: 100A**

IOUT_OC_WARN_LIMIT(0x4A)

Definition: Sets the IOUT peak overcurrent warn threshold. This limit is applied to current measurement samples taken after the current sense blanking time has expired. The warn occurs after this limit is exceeded for the number of consecutive samples as defined in ISENSE_CONFIG. When a warn occurs the corresponding bit is set in STATUS_IOUT. If a value outside of the

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	1	1	1	0	1	0	1	0	0	0	0	0	1	0	0	0

acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Units: Amps

Equation: IOUT_OC_WARN_LIMIT = $Y \times 2^N$ Range: 0A to 100A **Default value: 65A**

Page 39 Version 1.7



IOUT_UC_FAULT_LIMIT (0x4B)

Definition: Sets the IOUT valley undercurrent fault threshold. This limit is applied to current measurement samples taken after the current sense blanking time has expired. This feature shares the UC fault bit operation in STATUS_IOUT and IOUT_UC_FAULT_RESPONSE with IOUT_AVG_UC_FAULT_LIMIT. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	gned Exponent, N					d Mantis	ssa, Y								
Default Value	1	1	1	0	1	1	0	1	1	1	0	1	0	0	0	0

Units: Amps

Equation: IOUT UC FAULT LIMIT = Y × 2^N Default value: -70A

OT_FAULT_LIMIT (0x4F)

Definition: Sets the temperature at which the module should indicate an over-temperature fault. OT_WARN_LIMIT must be set below the OT_FAULT_LIMIT for fault responses with restart attempts to function properly. When the OT_FAULT_RESPONSE is set to retry, a retry will not be attempted until the temperature has fallen below the OT_WARN_LIMIT. When the OT_FAULT_LIMIT has been exceeded the module sets the TEMPERATURE bit in STATUS_WORD, sets the OT_FAULT bit in STATUS_TEMPERATURE and notifies the host. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	igned Exponent, N				Signe	d Mantis	ssa, Y								
Default Value	1	1	1	0	1	0	1	1	1	1	1	0	1	0	0	0

Units: Degrees Celsius (°C)

Equation: OT FAULT LIMIT = $Y \times 2^N$

Range: 0°C to +175°C, Default value: +125°C

OT FAULT RESPONSE(0x50)

Definition: Instructs the device on what action to take in response to an over-temperature fault. The delay time is the time between fault detected and restart attempts.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Follov	ving Table						
Default Value	1	0	1	1	1	0	0	0
Bits	Purpose			Bit Value	Description	on		
7:6	 Pulls SAL Sets the isters. Fau 	behavior, the de .RT low related fault bit ılt bits are only c ULTS command	in the status re leared by the	00-01,11 10	Not used Disable o	utput and retry	according to b	its [5:3}

Page 40 Version 1.7



5:3	Retry Setting	000-110	Not used
		111	Attempts to restart continuously, until it is commanded OFF (by the ENABLE pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down. A retry is attempted after the output voltage falls below the VOUT_OV_WARN_LIMIT. The time between the start of each attempt to restart is set by the value in Bits [2:0] multiplied by 35ms.
		000	No-retry
2:0	Retry Delay	000-111	Retry delay time = $(Value + 1)*35ms$. Sets the time between retries in 35ms increments. Range is 35ms to 280ms.

OT_WARN_LIMIT (0x51)

Definition: Sets the temperature at which the module should indicate an over-temperature warning alarm. OT_WARN_LIMIT must be set below the OT_FAULT_LIMIT for fault responses with restart attempts to function properly. When the OT_FAULT_RESPONSE is set to retry, a retry will not be attempted until the temperature has fallen below the OT_WARN_LIMIT. When the OT_WARN_LIMIT has been exceeded the module sets the TEMPERATURE bit in STATUS_WORD, sets the OT_WARNING bit in STATUS_TEMPERATURE and notifies the host. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signed	d Mantis	ssa, Y								
Default Value	1	1	1	0	1	0	1	1	0	1	1	1	0	0	0	0

Units: Degrees Celsius (°C) Default value: +110°C

Equation: OT WARN LIMIT = Y × 2^N Range: 0°C to +175°C

UT_WARN_LIMIT (0x52)

Definition: : Sets the temperature at which the module should indicate an under-temperature fault. UT_WARN_LIMIT must be set above the UT_FAULT_LIMIT for fault responses with restart attempts to function properly. When the UT_FAULT_RESPONSE is set to retry, a retry will not be attempted until the temperature has risen above the UT_WARN_LIMIT. When the UT_FAULT_LIMIT has been exceeded the module sets the TEMPERATURE bit in STATUS_WORD, sets the UT_FAULT bit in STATUS_TEMPERATURE and notifies the host. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signed	d Mantis	sa, Y								
Default Value	1	1	1	0	0	1	0	1	0	0	1	1	0	0	0	0

Units: Degrees Celsius (°C) Default value: -45°C

Equation: $UT_WARN_LIMIT = Y \times 2^N$

Range: -55°C to +25°C

Page 41 Version 1.7



UT_FAULT_LIMIT (0x53)

Definition: : Sets the temperature at which the module should indicate an under-temperature fault. UT_WARN_LIMIT must be set above the UT_FAULT_LIMIT for fault responses with restart attempts to function properly. When the UT_FAULT_RESPONSE is set to retry, a retry will not be attempted until the temperature has risen above the UT_WARN_LIMIT. When the UT_FAULT_LIMIT has been exceeded the module sets the TEMPERATURE bit in STATUS_WORD, sets the UT_FAULT bit in STATUS_TEMPERATURE and notifies the host. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	sa, Y								
Default Value	1	1	1	0	0	1	0	0	1	1	1	0	0	0	0	0

Units: Degrees Celsius (°C)

Equation: $UT_FAULT_LIMIT = Y \times 2^N$

Range: -55°C to + 25°C, Default value: -50°C

UT_FAULT_RESPONSE(0x54)

Definition: Configures the under-temperature fault response.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Follow	ving Table						
Default Value	1	0	1	1	1	0	0	0
Bits	Purpose			Bit Value	Description	on		
7:6	 Pulls SAL Sets the isters. Fau 		in the status reg leared by the	00-01,11 10	Not used Disable o	utput and retry	according to b	its [5:3}
5:3	Retry Setti	ng		000-110	Not used			
				000	OFF (by the bias power the unit to put voltage time betw	he ENABLE pin o er is removed, o o shut down. A I ge falls below th veen the start o	or OPERATION or or another fault or retry is attempt ne VOUT_OV_WA	is commanded or both), condition causes ed after the out- IRN_LIMIT. The to restart is set by
2:0	Retry Dela	У		000-111	-		+1)*35ms. Sets t ts. Range is 35m	he time between s to 280ms.

age 42 Version 1.7



VIN_OV_FAULT_LIMIT(0x55)

Definition: Sets the V_{IN} overvoltage fault threshold. VIN_OV_WARN_LIMIT must be set below the VIN_OV_FAULT_LIMIT for fault responses with restart attempts to function properly. When the VIN_OV_FAULT_RESPONSE is set to retry, a retry will not be attempted until the input voltage has fallen below the VIN_OV_WARN_LIMIT. When the VIN_OV_FAULT_LIMIT has been exceeded the module sets the "None of the above" bit in STATUS_BYTE, INPUT and "None of the above" bits in STATUS_WORD, sets the VIN_OV_FAULT bit in STATUS_INPUT and notifies the host. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	1	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0

Units: Volts

Equation: $VIN_OV_FAULT_LIMIT = Y \times 2^N$

Range: 0V to 18V, Default value: 16V

VIN_OV_FAULT_RESPONSE(0x56)

Definition: Configures the VIN overvoltage fault response When a fault condition is applied to a rail, due to module timing it is possible for different faults to trigger the module to shut down. In these cases, the number of retry attempts may appear to be incorrect.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Follow	ving Table						
Default Value	1	0	0	0	0	0	0	0
Bits	Purpose			Bit Value	Description	on		
7:6	 Pulls SAL Sets the isters. Fau 	behavior, the de .RT low related fault bit ılt bits are only c .ULTS command.	in the status rec leared by the	00-01,11 10 g-	Not used Disable o	utput and retry	according to bi	its [5:3}
5:3	Retry Sett	ing		000-110	Not used			
				000	(by the EN power is I unit to sh voltage fa between	NABLE pin or OF removed, or and ut down. A retry alls below the Vo	PERATION commother fault condi y is attempted af OUT_OV_WARN_ h attempt to res	ter the output
2:0	Retry Dela	ay		000-111	-		+1)*35ms. Sets t ts. Range is 35m	the time between s to 280ms.



VIN_OV_WARN_LIMIT(0x57)

Definition: Sets the V_{IN} overvoltage warning threshold. VIN_OV_WARN_LIMIT must be set below the VIN_OV_FAULT_LIMIT for fault responses with restart attempts to function properly. When the VIN_OV_FAULT_RESPONSE is set to retry, a retry will not be attempted until the input voltage has fallen below the VIN_OV_WARN_LIMIT. When the OV_WARN_LIMIT being exceeded the module sets the NONE_OF_THE_ABOVE and INPUT bits in STATUS_WORD, sets the VIN_OV_WARNING bit in STATUS_INPUT and notifies the host. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	sa, Y								
Default Value	1	1	0	1	0	0	1	1	1	0	1	0	0	0	0	0

Units: Volts

Equation: VIN_OV_FAULT_LIMIT = $Y \times 2^N$ Range: 0V to 18V Default value: 14.5V

VIN_UV_WARN_LIMIT(0x58)

Definition: Sets the V_{IN} undervoltage warning threshold. VIN_UV_WARN_LIMIT must be set above the VIN_UV_FAULT_LIMIT for fault responses with restart attempts to function properly. When the VIN_UV_FAULT_RESPONSE is set to retry, a retry will not be attempted until the input voltage has risen above the VIN_UV_WARN_LIMIT. When the VIN_UV_WARN_LIMIT being exceeded, the module sets the NONE_OF_THE_ABOVE and INPUT bits in STATUS_WORD, sets the VIN_UV_WARNING bit in STATUS_INPUT, and notifies the host. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	1	1	0	0	1	0	1	1	0	1	1	0	0	1	1	0

Units: V

Equation: VIN_UV_WARN_LIMIT = $Y \times 2^N$ Range: 0V to 16V Default value: 6.8V

VIN_UV_FAULT_LIMIT(0x59)

Definition: Sets the V_{IN} undervoltage fault threshold. VIN_UV_WARN_LIMIT must be set above the VIN_UV_FAULT_LIMIT for fault responses with restart attempts to function properly. When the VIN_UV_FAULT_RESPONSE is set to retry, a retry will not be attempted until the input voltage has risen above the VIN_UV_WARN_LIMIT. When the VIN_UV_FAULT_LIMIT being exceeded the module sets the NONE_OF_THE_ABOVE and INPUT bits in STATUS_WORD, sets the VIN_UV_FAULT bit in STATUS_INPUT, and notifies the host. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Page 44 Version 1.7



Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	1	1	0	0	1	0	1	1	0	1	0	0	0	0	0	0

Units: V

Equation: VIN_UV_FAULT_LIMIT = $Y \times 2^N$ Range: 0V to 16V Default value: 6.5V

VIN_UV_FAULT_RESPONSE (0x5A)

Definition: Configures the V_{IN} undervoltage fault response When a fault condition is applied to a rail, due to module timing it is possible for different faults to trigger the module to shut down. In these cases, the number of retry attempts may appear to be incorrect.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Follow	ving Table						
Default Value	1	0	1	1	1	0	0	0
Bits	Purpose			Bit Value	Description	on		
7:6	 Pulls SAL Sets the isters. Fau 	behavior, the de .RT low related fault bit ılt bits are only c ULTS command	in the status re leared by the	00-01,11 10 g-	Not used Disable o	utput and retry	/ according to b	its [5:3}
5:3	Retry Sett	ing		000-110	Not used			
				111	OFF (by t bias pow the unit t put volta time betw	he ENABLE pin er is removed, o o shut down. A ge falls below t veen the start o	or OPERATION of another fault retry is attempt the VOUT_OV_W	to restart is set by
2:0	Retry Dela	цу		000-111	•	•	+1)*35ms. Sets its. Range is 35m	the time between as to 280ms.

POWER_GOOD_ON(0x5E)

Definition: Sets the voltage threshold for power-good indication. Power-Good asserts when the output voltage exceeds POWER_GOOD_ON and de-asserts when the V_{OUT} is less than $VOUT_UV_FAULT_LIMIT$. POWER_GOOD_ON should be set to a value above $VOUT_UV_WARN_LIMIT$. Power-Good may not assert if the module is enabled for less than 2ms. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit, a fault will be recorded in STATUS_CML.

Page 45 Version 1.7



Format	16-bi	t unsigr	ned													
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default Value	0.9 x \	/SET/SA	A pin-str	ap setti	ng											

Equation: VOUT_PG_ON = POWER_GOOD_ON x 2-13

Units: Volts Range: 0V to 5.5V

TON_DELAY (0x60)

Definition: Sets the delay time from when the module is enabled to the start of VOUT rise. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS CML.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Units: milliseconds (ms)

Equation: TON_DELAY = $Y \times 2^N$

Range: 0ms to 125ms Default value: 0ms

TON_RISE (0x61)

Definition: Sets the rise time of VOUT after the TON_DELAY time has elapsed. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML. Note that although values can be set below 0.50ms, rise time accuracy cannot be guaranteed. In addition, short rise times may cause excessive input and output currents to flow, thus triggering overcurrent faults at start-up. Units: milliseconds (ms)

Format	11-bit	11-bit linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	Signed Exponent, N					d Mantis	sa, Y								
Default Value	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0

Equation: TON RISE = $Y \times 2^N$

Range: 0ms to 125ms Default value: 4ms

TOFF DELAY (0x64)

Definition: Sets the delay time from disabling the module to start of VOUT_FALL. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS CML.

Units: milliseconds (ms)

Equation: TOFF_DELAY = $Y \times 2^N$ Default value: Oms Range: Oms to 125ms

Page 46 Version 1.7



Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	Signed Exponent, N					d Mantis	ssa, Y								
Default Value	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

TOFF_FALL (0x65)

Definition: Sets the fall time for VOUT after the TOFF_DELAY has expired. Setting the TOFF_FALL to values less than 0.5ms will cause the module to turn-off both the high and low-side FETs immediately after the expiration of the TOFF_DELAY time. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	11-bit	11-bit linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	Signed Exponent, N					d Mantis	ssa, Y								
Default Value	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Units: milliseconds (ms) Default value: 2ms

Equation: TOFF_FALL = $Y \times 2^N$

Range: 0ms to 125ms...

STATUS_BYTE (0x78)

Definition: Returns a summary of the module's fault condition. Host may get more information from the appropriate status registers.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Function	See Fol	lowing Table						
Default Value	0	0	0	0	0	0	0	0
Bit Number	Status B	it Name		Descript	ion			
7	Not Use	d		Not used	d			
6	OFF				s asserted if the ne reason, includ			the output, regard-
5	VOUT_O	V_FAULT		An outpu	ut overvoltage fa	ult has occurre	d.	
4	IOUT_O	C_FAULT		An outpu	ut overcurrent fa	ult has occurre	d.	
3	VIN_UV_	FAULT		An input	undervoltage fa	ult has occurre	d.	
2	TEMPER	ATURE		A tempe	rature fault or w	arning has occu	ırred.	
1	CML			A comm	unications, mem	ory or logic fau	It has occurred.	
0	Not used	d		Not used	t e			



STATUS_WORD (0x79)

Definition: Returns two bytes of information with a summary of the module's fault condition. Based on the information in these bytes, the host may get more information by reading the appropriate status registers. The low byte of the STATUS_WORD is the same register

Format	Bit F	ield														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Function	See	Follow	ing Tal	ole												
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit Number	Statu	ıs Bit N	ame		Desc	ription										
15	VOU.	Т			An o	utput volt	age faul	t or warı	ning has	occurre	ed.					
14	IOUT	•			An o	utput cur	rent faul	t has occ	curred.							
13	INPU	Т			An in	put volta	ge fault	or warni	ng has o	ccurred	l.					
12	MFR_	SPECIF	-IC		A ma	nufactur	er specif	ic fault c	r warnir	ng has o	ccurred.					
11	POW	ER_GO	OD#		The I	POWER_G	iOOD sig	ınal, if pr	esent, is	negate	ed*					
10	NOT USED Not used															
9	ОТНІ	ER				in STATU US_MFR_			_IOUT, S	TATUS_	INPUT, S	TATUS_	ΓEMPERA	ATURE, S	STATUS_	CML, or
8	Not l	Jsed			Not (used										
7	Not l	Jsed			Not	used										
6	OFF					bit is asso				oviding	power to	o the out	tput, reg	jardless	of the re	eason,
5	VOU.	T_OV_F	AULT		An o	utput ove	rvoltage	fault ha	s occurr	ed.						
4	IOUT	_OC_F/	AULT		An o	utput ove	rcurrent	fault ha	s occurr	ed.						
3	VIN_UV_FAULT An input undervoltage fault has occurred.															
2	TEMI	PERATU	IRE		A ter	nperature	e fault or	warning	has occ	curred.						
1	CML				A co	mmunica	tions, me	emory, o	logic fa	ult has	occurred	d.				
0	Not l	Jsed			Not	ısed										

^{*} If the POWER_GOOD# bit is set, this indicates that the POWER_GOOD signal, if present, is signaling that the output power is not good. POWER_GOOD may not assert if the device is enabled for less than 2ms.

as the STATUS_BYTE (0x78) command.



STATUS_VOUT (0x7A)

Definition: Returns one data byte with the status of the output voltage. Note that warning bits may not be set when the corre-

Format	Bit Field										
Bit Position	7	6	5	4	3	2	1	0			
Access	R	R	R	R	R	R	R	R			
Function	See Fol	lowing Table									
Default Value	0	0	0	0	0	0	0	0			
Bit Number	Status B	it Name		Descript	ion						
7	VOUT_O	V_FAULT		Indicate	s an output over	voltage fault.					
6	VOUT_O	V_WARNING		Indicate age fault		voltage warning	g. May not be set	when an overvolt-			
5	VOUT_U	V_WARNING			s an output unde ge fault occurs.	ervoltage warnir	ng. May not be s	et when an un-			
4	VOUT_U	V_FAULT		Indicate	s an output unde	ervoltage fault.					
3	VOUT_M	IAX_WARNING		Attempt	ed to set VOUT_	COMMAND gree	ater than VOUT_	MAX or below 0.1V.			
2:0	Not used Not used										

sponding fault bits are set. This can occur with rapidly changing fault conditions .

STATUS_IOUT (0x7B)

Definition: Returns one data byte with the status of the output current. Note that warning bits may not be set when the corre-

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Function	See Follo	wing Table						
Default Value	0 0 0 0 0 0 0 0 0 0 Status Bit Name							
Bit Number	Status Bi	t Name		Descript	ion			
7	IOUT_OC	_FAULT		An outpu	ıt overcurrent fai	ult has occurred	l.	
6	Not Used	I		Not used	k			
5	IOUT_OC	_WARNING			ut overcurrent wa ent fault occurs.	arning has occu	rred. May not be	set when an output
4	IOUT_UC	_FAULT		An outpu	ıt undercurrent f	ault has occurre	ed.	
3:0	Not Used	I		Not used	d			

sponding fault bits are set. This can occur with rapidly changing fault conditions



STATUS_INPUT (0x7C)

Definition: Returns one data byte with the status of the input voltage. Note that warning bits may not be set when the corresponding fault bits are set. This can occur with rapidly changing fault conditions

Format	Bit Field									
Bit Position	7	6	5	4	3	2	1	0		
Access	R	R	R	R	R	R	R	R		
Function	See Fol	lowing Table								
Default Value	0	0	0	0	0	0	0	0		
Bit Number	Status Bit Name Description									
7	VIN_OV_FAULT An input overvoltage fault has occurred.									
6	VIN_OV_	WARNING		An input	overvoltage war	ning has occur	ed.			
5	VIN_UV_WARNING An input undervoltage warning has occurred.									
4	VIN_UV_	FAULT		An input	undervoltage fa	ult has occurred	d.			
3:0	Not Use	d		Not used	d					

STATUS_TEMPERATURE(0x7D)

Definition: Returns one data byte with the status of the temperature related information. Note that warning bits may not be set when the corresponding fault bits are set. This can occur with rapidly changing fault conditions

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Function	See Follo	owing Table						
Default Value	0	0	0	0	0	0	0	0
Bit Number	Status Bit Name Description							
7	OT_FAUI	LT		An over-	temperature fau	It has occurred.		
6	OT_WAR	NING		An over-	temperature wai	rning has occuri	red.	
5	UT_WAR	NING		An unde	r-temperature w	arning has occu	ırred.	
4	UT_FAUL	_T		An unde	r-temperature fa	ult has occurred	d.	
3:0	Not Used	d		Not used	d			

STATUS_CML (0x7E)

Definition: Returns one byte of information with a summary of any communications, logic, and/or memory errors. Status bits can only be cleared with the CLEAR_FAULTS command or by disabling, then re-enabling the device.



Format	Bit Field													
Bit Position	7	6	5	4	3	2	1	0						
Access	R	R	R	R	R	R	R	R						
Function	See Follo	owing Table												
Default Value	0	See Following Table 0 0 0 0 0 0 0 0 0 0 0 Description Invalid or unsupported PMBus command was received. The PMBus command was sent with invalid or unsupported data.												
Bit Number	Descript													
7	Invalid o	···												
6	The PMB	··												
5	A Packet	Error Check (P	EC) failed on a	a PMBus comm	and.									
4:2	Not used	d												
1	A PMBus given co		d to write to a	read only or pr	otected comma	nd, or too few o	r too many bytes	s were received for a						
0	Not used	d												

STATUS_MFR_SPECIFIC(0x80)

Definition: Returns one byte of information providing the status of the device's voltage monitoring and clock synchronization faults.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Function	See Follo	wing Table						
Default Value	0	0	0 0 0 0 Description Not used A phase in the current sharing group has failed current sharing rail.				0	0
Bit Number	Status Bi	t Name		Descript	ion			
7	Not Used	I		Not used	t			
6	Phase Fa	ult				naring group ha	s failed, when co	nfigured as part of a
5	Not Used	I		Not used	d			
4	DDC fault	t		An error	was detected or	n the DDC bus.		
3	External	Switching Perio	od Fault	Loss of e	external clock sy	nchronization h	as occurred.	
2	Fault Gro	up		A fault w	as spread using	DDC fault grou	р	
1	Not Used	I		Not used	t			
0	Fault Bus	:	by the ON/OFF	oin when using t	he ON/OFF pin as a			



READ_VIN (0x88)

Definition: Returns the input voltage reading.

Format	11-bit	11-bit linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	Signed Exponent, N					d Mantis	sa, Y								
Default Value	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х

Units: V

Equation: READ_VIN = $Y \times 2^N$

READ_IIN (0x89)

Definition: Returns the input current reading. The reading is not accurate when the module is in Diode Emulation Mode (DEM). It is calculated using the values of the output current, duty cycle, and IIN_CAL_OFFSET.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expone	ent, N			Signe	d Mantis	sa, Y								
Default Value	Х	Х	Х	X	Х	х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х

Units: A

Equation: READ_IIN = $Y \times 2^N$

READ_VOUT (0x8B)

Definition: Returns the output voltage reading.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	Х	x	Х	Х	Х	Х

Units: V

Equation: READ_VOUT = READ_VOUT × 2-13

READ_IOUT (0x8C)

Definition: Returns the output current reading. The reading is not accurate when the module is in Diode Emulation Mode (DEM). No reading is returned when the output is not being regulated.

Units: A

Equation: READ_IOUT = $Y \times 2^N$



Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х

READ_TEMPERATURE_1(0x8D)

Definition: Returns the temperature of the controller die .

Units: °C

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х

Equation: READ_TEMPERATURE_1 = $Y \times 2^N$

READ_DUTY_CYCLE(0x94)

Definition: Reports the actual duty cycle of the converter while the device is enabled.

Units: %

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х

Equation: READ_DUTY_CYCLE = $Y \times 2^N$

READ_FREQUENCY (0x95)

Definition: Reports the actual configured switching frequency of the device.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signe	d Mantis	ssa, Y								
Default Value	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	Х	x	Х	Х	Х	Х

Units: kHz

Equation: READ_FREQUENCY = $Y \times 2^N$



READ_POUT (0x96)

Definition: Returns the calculated output power in Watts.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expon	ent, N			Signed	d Mantis	sa, Y								
Default Value	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х

Units: W

Equation: READ_POUT = $Y \times 2^N$

READ_PIN (0x97)

Definition: Returns the calculated input power in Watts.

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Signe	d Expone	ent, N			Signe	d Mantis	sa, Y								
Default Value	X	Х	Х	Х	X	х	X	X	X	X	X	x	X	X	X	X

Units: W

Equation: READ_PIN = $Y \times 2^N$

PMBUS_REVISION (0x98)

Definition: Returns the revision of the PMBus Specification to which the device is compliant

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Function	See Follo	owing Table						
Default Value	0	0	1	1	0	0	1	1
Bits 7:4				Bits 3:0				
0011	Part 1 Re 1.3	evision		0011		Part 2 R 1.3	evision	

Default Value: 33h (Part 1 Revision 1.3, Part 2 Revision 1.3)



IC_DEVICE_ID (0xAD)

Definition: Reports controller identification information (4 bytes block read)

Format	Block Read			
Byte Position	3	2	1	0
Access	R	R	R	R
Function	Reserved	ID Low Byte	ID High Byte	MFR Code
Default Value	0x00	0x31	0xA0	0x49

IC_DEVICE_REV (0xAE)

Definition: Reports controller revision information (4 bytes block read)

Format	Block Read			
Byte Position	3	2	1	0
Access	R	R	R	R
Function	FW Minor	FW Major	Interface Minor	Interface Major
Default Value	0x05	0x09	0x00	0x09

USER DATA 00 (0xB0)

Definition: Sets a user defined data string not to exceed 17 bytes. The sum total of characters in MFR_ID, MFR_MODEL, MFR_REVISION, MFR_LOCATION, MFR_DATE, MFR_SERIAL USER_DATA_00, USER_DATA_01, and USER_DATA_02 plus one byte per command cannot exceed 128bytes This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command, then perform a STORE/RESTORE.

Data Format: ASCII. ISO/IEC 8859-1

USER DATA 01 (0xB1)

Definition: Sets a user defined data string not to exceed 17 bytes. The sum total of characters in MFR_ID, MFR_MODEL, MFR_REVISION, MFR_LOCATION, MFR_DATE, MFR_SERIAL USER_DATA_00, USER_DATA_01, and USER_DATA_02 plus one byte per command cannot exceed 128bytes This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command, then perform a STORE/RESTORE.

Data Format: ASCII. ISO/IEC 8859-1

USER_DATA_02 (0xB2)

Definition: Sets a user defined data string not to exceed 17 bytes. The sum total of characters in MFR_ID, MFR_MODEL, MFR_REVISION, MFR_LOCATION, MFR_DATE, MFR_SERIAL USER_DATA_00, USER_DATA_01, and USER_DATA_02 plus one byte per command cannot exceed 128bytes This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command, then perform a STORE/RESTORE.

Data Format: ASCII. ISO/IEC 8859-1

Page 55 Version 1.7



ISENSE_CONFIG (0xD0)

Definition: Configures current sense circuitry. This command is Read Only

Format	11-bit	linear														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function						See be	elow									
Default Value	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0

Bits 15:11 Current sense circuit blanking time in increments of 32ns.

00000 Ons blanking time

11010 832ns. Longer blanking time is not supported

Bits 10:8 Current sense fault count. Number of consecutive OC or UC events required for a fault to be declared. An event can occur

once during a switching cycle. Equation: Count = $2 \times \text{Value} + 1$ 000 1 consecutive cycle under fault condition

001 3 consecutive cycles under fault condition 111 15 consecutive cycles under fault condition

Bits 7:3 Not used

Bit 2 Sets the slope at which the current will be sampled.

0 Down slope 1 Up slope

Bits 1:0 Current sense range

00 Low range ±15mV 01 Medium range ±30mV 10 High range ±60mV

11 Not used

Page 56 Version 1.7

ABB

Detailed Description of Supported PMBus Commands

USER_CONFIG (0xD1)

Definition: Configures several user-level features. This command should be saved immediately after being written to the desired user or default store. This is recommended when written as an individual command or as part of a series of commands in a configuration file or script.

Format	Bit Fie	eld														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Fo	ollowing	g Table													
Default Value	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0
Bits	Field I	Name		Value		Settir	ng	Descr	iption							
15:11	Minim Cycle	num Dut	у	00000		0-31d		define	ed by the ng+1) / !	e follow	ing expr	ession:	Minimu	he perce m Duty (ed by se	Cycle = 2	X
10		num Dut Enable	У	0		Disab	le	Minim	num dut	y cycle d	lisabled					
				1		Enabl	e	Minim	num dut	y cycle e	nabled					
9	DEM E	Boot Ca	p Re-	0		Disab	le	Low-s	ide gate	e minim	um puls	e width	disable	d		
				1		Enabl	e	mode	_	sures th	nat the t			l during (ap capac		
8	Not U	sed		0		Not U	sed	Not u	sed							
7	Enabl	e Fault I	Bus	0		Disab	le	Disab	le Fault	Bus						
				1		Enabl	e	Enabl	e Fault E	Bus						
6	Not U	sed		0		Not U	sed	Not u	sed							
5	Power figura		Pin Con-	0		Open	Drain	0 = PC	is oper	n-drain d	output					
				1		Push-	Pull	1 = PG	is push	-pull out	tput					
4:3	Temp	Fault S	elect	00		Interr perat senso lected	or se-	Select	interna	l tempe	rature s	ensor to	o detern	nine tem	perature	e faults.
				01-11		Not U	sed	Not u	sed							
2	Not U	sed		0		Not U	sed	Not u	sed							
1:0	Sync F tion	Pin Conf	figura-	00		Interr Clock		Use ir	nternal c	lock (fre	quency	initially	set with	n pin-stra	ap)	
				01			nd Out- iternal	Use ir strap		lock and	d output	interna	al clock (not for u	se with	pin-
				10		Exter Clock		Use e	xternal c	clock						
		· <u></u>				Not U		Not u	· <u></u>				·			



DDC_CONFIG (0xD3)

Definition: Configures DDC addressing and current sharing for up to eight phases. To operate as a 2-phase controller, set both phases (devices) to the same rail ID, set phases in rail to 2, then set each phase ID sequentially as 0 and 1. The devices automatically equally offset the phases in the rail. For example, in a 2-phase rail the phases are offset by 180 degrees. When a device is configured to be part of a current sharing rail, DDC_GROUP must be configured such that all phases in the current sharing rail have the same DDC_GROUP ID and are set to respond to DDC_GROUP OP-ERATION and VOUT COMMAND messages. See the DDC_GROUP command for more details.

Format	Bit Fie	eld														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Fo	ollowing	Table													
Default Value	0	0	0	Lower	ower 5 bits of device address				0	0	0	0	0	0	0	0
Bits	Field I	Name		Value					iption							
15:13	Phase	ID		0 to 7		0		Sets t	he outp	ut's pha	se posit	ion witl	nin the r	ail		
12:8	Rail ID)		0 to 31	d	0		Identi	fies the	device a	as part c	of a curr	ent shar	ing rail (Shared o	output)
7:3	Not U	sed		00		00		Not us	sed							
2:0	Phase	s In Rail		0 to 7		0	•	Identi	fies the	number	of phas	ses on t	he same	rail (+1)		•

POWER_GOOD_DELAY(0xD4)

Definition: Sets the delay applied between the output exceeding the PG threshold (POWER_GOOD_ON) and asserting the PG pin. The delay time can range from 0ms up to 125ms. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	Linea	ır-11														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Function	Signe	ed Expor	nent, N			Sign	ed Mant	issa, Y								
Default Value	1	0	1	1	1	0	1	0	0	0	0	0	0	0	0	0

Units: milliseconds (ms)

Equation: POWER_GOOD_DELAY = $Y \times 2^N$ Range: 0ms to 125ms. Default value 1ms



ASCR_ADVANCED (0xD5)

Definition: Allows user configuration of advanced ASCR settings which have an impact on PWM jitter. ASCR threshold setting sets the level at which the output voltage is deemed to be at steady state. ASCR threshold gain reduction sets the amount by which the ASCR gain is reduced when the output voltage is deemed to be in the steady state

Format	Bit Fie	eld														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Not U	sed	ASCR	TH Gain	Setting		ASCR 7	Threshol	d Settin	ıg						
Default Value	0	0	1	0	0	0	0	0	1	1	1	1	1	1	1	1
Bits	Purpo	se				Value		Descr	iption							
15:14	Not us	sed				00		Not us	sed							
13:12	ASCR	Thresho	old Gain	Select S	etting	00		Divide	by 1							
						01		Divide	by 2							
								Divide	by 4							
						11		Divide	by 8							
11:0	ASCR	Thresho	old Setti	ng				ASCR	Thresho	old						

INDUCTOR (0xD6)

Definition: This is a READ only command. It Informs the controller of the converter's inductor value. This is used in adaptive algorithm calculations relating to the inductor ripple current. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML

Format	Linea	ar-11														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Function	Signe	ed Expoi	nent, N			Sign	ed Mant	tissa, Y								
Default Value	1	0	1	0	0	0	1	0	1	1	1	1	0	1	0	1

Equation: $L=Y \times 2^N$

Default value 0.185µH





SNAPSHOT_FAULT_MASK(0xD7)

Definition: Prevents faults from causing a SNAPSHOT event (and store) from occurring. This is a Read Only Command

Format	Bit Fi	ield														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Function	See F	ollowin	g Table													
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit Number			Statu	ıs Bit Na	me		Desc	ription								
15			Fault	Phase			Igno	re phase	faults ir	n a curre	ent shari	ng rail				
14			Fault	Group			Igno	re rail fa	ults in a	fault sp	reading	group				
13			Fault	CPU			Igno	re CPU fa	aults							
12			Fault	UT			Igno	re under	-temper	ature fa	ults					
11			Fault	ОТ			Igno	re over-t	empera	ture fau	lts					
10			Fault	peak O	C		Igno	re peak o	output o	vercurre	ent fault	S				
9			Fault	peak U(2		Igno	re peak o	output u	ndercur	rent fau	lts				
8			Fault	EN pin a	as fault l	ous	Igno	re Enable	e pin fau	lts wher	n the Ena	able pin i	s used a	s a fault	bus	
7			Fault	VIN_OV			Igno	re input	overvolt	age fau	lts					
6			Fault	VOUT_0	OV		Igno	re outpu	t overvo	ltage fa	ults					
5			Fault	VOUT_L	J۷		Igno	re outpu	t underv	oltage 1	faults					
4			Not U	Jsed			Not l	Jsed								
3			Fault	Sync			Igno	re loss o	f synchr	onizatio	n faults					
2			Fault	VIN_UV			Igno	re Input	undervo	ltage fa	ults					
1			Fault	IOUT_O	C		Igno	re outpu	t averag	je overc	urrent fa	ults				
0			Fault	IOUT_U	C		Igno	re outpu	t averag	je under	current	faults				

OVUV_CONFIG (0xD8)

Definition: Configures the output voltage OV and UV fault detection parameters.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Followi	ng Table						
Default Value	0	0	0	0	0	0	1	0
Bits	Purpose			Bit Value	Description	on		
7:4	Not Used			0	Not used			
3:0			nsecutive limit viola- n OV or UV fault	N	N+1 conse	ecutive OV or U\	/ violations initia	ate a fault response

Page 60 Version 1.7



MFR_SMBALERT_MASK(0xDB)

Definition: Used to prevent faults from activating the SALRT pin. The bits in each byte correspond to a specific fault type as defined in the STATUS command.. This is a READ Only Command

Format	Bit Field							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Followi	ng Table						
Bit Position	55	54	53	52	51	50	49	48
Default Value Byte 6	0	0	0	0	0	0	0	0
Bit Position	47	46	45	44	43	42	41	40
Default Value Byte 5	0	0	0	0	0	0	0	0
Bit Position	39	38	37	36	35	34	33	32
Default Value Byte 4	0	0	0	0	0	0	0	0
Bit Position	31	30	29	28	27	26	25	24
Default Value Byte 3	0	0	0	0	0	0	0	0
Default Value Byte 3	0	0	0	0	0	0	0	0
Bit Position	23	22	21	20	19	18	17	16
Default Value Byte 2	0	0	0	0	0	0	0	0
Bit Position	15	14	13	12	11	10	9	8
Default Value Byte 1	0	0	0	0	0	0	0	0
Bit Position	7	6	5	4	3	2	1	0
Default Value Byte 0	0	0	0	0	0	0	0	0
Byte		Status	Byte Name		Description	n		
6		STATUS_M	FR_SPECIFIC			ufacturer speci [.] IFR_SPECIFIC by	fic faults as iden /te.	tified in the
5		STATUS_O	THER		Not used			
4		STATUS_CI	ML			munications, m in the STATUS_	emory or logic s CML byte.	pecific faults



3	STATUS_TEMPERATURE	Mask temperature specific faults as identified in the STA- TUS_TEMPERATURE byte
2	STATUS_INPUT	Mask input specific faults as identified in the STA- TUS_INPUT byte
1	STATUS_IOUT	Mask output current specific faults as identified in the STA- TUS_IOUT byte
0	STATUS_VOUT	Mask output voltage specific faults as identified in the STA- TUS_VOUT byte

TEMPCO_CONFIG (0xDC)

Definition: Configures the correction factor and temperature measurement source when performing temperature coefficient correction for current sense. TEMPCO_CONFIG values range from 0 to 127, representing 100 parts per million (ppm) temperature coefficient of resistance. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Below							
Default Value	0	0	1	0	1	1	0	0

Bit 7 Selects the temperature sensor source for temperature compensation

0 Internal temperature sensor

1 Illegal. No external temperature sensor

Bits 6:0 Sets the temperature correction for IOUT_CAL_GAIN in increments of 100ppm/ $^{\circ}$ C

Equation: IOUT_CAL_GAIN_{COMPENSATED} = IOUT_CAL_GAIN_{@25°C} * [1 + TEMPCO_CONFIG(6:0) * 10^{-6} * (Measured Temperature - 25° C)]

Range: 0 to 12700 ppm/°C

Default value: 4400 ppm/°C

DEADTIME(0xDD)

Definition: Sets the non-overlap between PWM transitions using a 2-byte data field. The most significant byte controls the high-side to low-side deadtime time value. The least-significant byte controls the low-side to high-side deadtime value. Nega tive values are not allowed

Format	Two 8	B-bit 2's	complim	ent field	s											
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/w	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	High-	side to l	ow-side	deadtim	e					Low-sid	le to higl	n-side d	eadtime	1		
Default Value	0	0	0	0	1	0	1	0	0	0	0	0	1	0	1	0

Equation: TIME = Y Range: Ons to 60ns. Default value 20ns/20ns



ASCR_CONFIG (0xDF)

Definition: Allows user configuration of ASCR settings. ASCR gain and residual value are automatically set by the controller based on input and output voltages. ASCR Gain is analogous to bandwidth, ASCR Residual is analogous to damping factor. To improve load transient response performance, increase ASCR Gain. Increasing ASCR Residual to lower transient response overshoot and improve transient response damping. Changing ASCR Residual will not affect the peak output voltage deviation but it will result in slower recovery times. Increasing ASCR gain can result in increased PWM jitter and should be evaluated in the application circuit. Excessive ASCR gain can lead to excessive output voltage ripple. Typical ASCR Gain settings range from 100 to 1000, and typical ASCR Residual settings range from 10 to 90.

Format	Bit Field	d														
Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Integr	al Gain							ASCR R	esidual						
Default Value	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	ASCR	Gain														
Default Value	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bits	Purpos	е					Val	ue				De	scriptio	n		
31:24	Integra	al Gain					0-7		Error s	ignal ga	in					
23:16	ASCR r	esidual					0-7		ASCR r	esidual						
15:0	ASCR o	gain					0-F	FFFh		ASCR o	gain					

Default value: 0x804000FF (Integral Gain = 128, Residual = 64, ASCR gain = 255)

SEQUENCE (0xE0)

Definition: Identifies the Rail DDC ID of the prequel and sequel rails when performing multi-rail sequencing. The module will enable its output when its ON/OFF pin or OPERATION enable state, as defined by ON_OFF_CONFIG, is set and the prequel module has issued a power-good event on the DDC bus as a result of the prequel's Power-Good (PG) signal going high. The module will disable its output (using the programmed delay values) when the sequel module has issued a power-down event on the DDC bus at the completion of its ramp-down (its output voltage is 0V). Fault spreading is not automatic in modules that have a prequel or sequel. When a module shuts down due to a fault, it will not disable its output and will not send a message to its sequel or prequel to disable. If fault spreading behavior is desired, the DDC_GROUP or LEGACY_FAULT_GROUP commands should be used. Automatic fault retry is not supported for fault spreading or sequencing groups



Format	Bit Fie	eld														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See F	ollowing) Table													
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	Field	Name				Value		Settir	ıg	Descr	iption					
15	Prequ	Prequel Enable						Disab	le	Disab	le,					
						1		Enabl	e	Enabl	e, prequ	el to this	rail is de	efined by	/ Bits 12:8	3
14:13	Not U	sed				0 Not Us			sed	Not u	sed					
12:8	Prequ	el Rail D	DC ID			0-31d		DDCI	D	Set to	the DD	C ID of th	ne prequ	el rail		
7	Seque	el Enable	9			0		Disab	le	Disab	le,					
		·						Enabl	e	Enabl	e, seque	l to this r	ail is det	fined by	Bits 4:0	
6:5	Not U	sed				0 Not Us		sed	Not u	sed						
4:0	Seque	el Rail DI	DC ID			0-31d		DDCI	D	Set to	the DD	C ID of th	ne seque	l rail		

TRACK_CONFIG (0xE1)

Definition: Configures the voltage tracking modes of the module. When tracking, the TOFF_DELAY in the tracking module must be greater than TOFF_DELAY + TOFF_FALL in the module being tracked. When configured to track, VOUT_COMMAND must be set to the desired steady state output voltage. Module that is providing the tracking signal and the module that tracks it must have their ON/OFF pins tied together. If the OPERATION command is used to enable modules, then DDC_GROUP must be configured on both modules with the same BROADCAST_OPERATION group ID (Bits 12:8) and have BROADCAST_OPERATION response enabled (Bit 13 set to 1)).

Pre-biasedtracking: The circuit tracking the voltage applied to the SEQ pin will slew to whatever voltage is present at the pin when the tracking function is enabled. Depending on how much pre-bias voltage is present on the SEQ pin, the output voltage may overshoot, or an overcurrent fault may occur as the module attempts to rapidly track to this voltage. For this reason, it is recommended that pre-bias voltage on the SEQ pin be no more than 20% of the desired steady state output voltage.

Sequencing: A tracking module cannot be part of a sequencing group; it cannot be a preguel or sequel.

Margining: VOUT_MARGIN_HIGH and VOUT_MARGIN_LOW do not apply to modules that are configured for tracking.



Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Follov	ving Table						
Default Value	0	0	0	0	0	0	0	0
Bits	Field Nam	ie	Value	Setting	Description	on		
7	Voltage Tr	racking Control	0	Disable	Tracking i	is disabled.		
			1	Enable	Tracking i	s enabled.		
6	Internal Lo	w Pass Filter	0	Disable	Filter is di	sabled		
			1	Enable	Filter is en	abled		
5:3	Not Used		000	Not Used	Not used			
2	Tracking F	Ratio Control	0	100%	Output tr	acks at 100% ra	atio of VTRK inp	ut.
			1	50%	Output tra	acks at 50% rat	io of VTRK input	
1	Target Lin	nit	0	Target Volt- age	Output vo	oltage is limited	l by target volta	ge.
			1	VTRK Voltage	Output vo	oltage is limited	by VTRK voltage	
0	Not Used		0	Not Used	Not used			

DDC GROUP (0xE2)

Definition: Rails (output voltages) are assigned Group numbers to share specified behaviors. The DDC_GROUP command configures fault spreading group ID and enable, broadcast OPERATION group ID and enable, and broadcast VOUT_COMMAND group ID and enable. Note that DDC Groups are separate and unique from DDC Rail IDs (see DDC_CONFIG). Current sharing rails must be in the same DDC Group to respond to broadcast VOUT_COMMAND and OPERATION commands. Modules in a current sharing rail are not required to have the same POWER_FAIL group ID. Faults are automatically spread when a module is configured to be part of a current sharing rail. If it is desirable the current sharing rail to spread faults with another rail, then all the modules in that current sharing rail should have the same POWER_FAIL group ID as the rail it is expected to share POWER_FAIL faults with. Automatic fault retry behavior is not supported for fault spreading or sequencing groups. When a module is set to ignore DDC GROUP messages, the module will still transmit DDC messages with its own DDC ID. Note that the default DDC_GROUP ID is set to 0d, which is a valid DDC_GROUP number, so even a module with the default setting (ignore all DDC groups, all DDC group IDs set to 0d) will still transmit DDC GROUP messages, despite ignoring DDC_GROUP messages from other modules on the DDC bus.



Format	Bit Fie	eld														
Bit Position	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Not U	sed									EN	VOUT	_СОММ	AND Gro	up ID	
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Not U	sed	EN	OPER	ATION G	roup ID			Not U	sed	EN	Power	r Fail Gro	up ID		
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	Purpo	se					Value		Descr	iption						
31:22	Not U	sed					00		Not us	sed						
21	BROA	DCAST_	VOUT_C	COMMAN	ND respo	nse	1		Respo	nds to l	oroadcas	st VOUT_	COMMA	ND with	same Gi	roup ID
							0		Ignore	es broac	lcast VO	UT_COM	IMAND			
20:16	BROA	DCAST_	VOUT_C	COMMAN	ND group) ID										
15:14	Not U	sed					00		Not us	sed						
13	BROA	DCAST_	OPERAT	ION resp	onse		1		Respo	nds to l	oroadcas	t OPERA	ATION wi	th same	Group I)
							0		Ignore	es broac	lcast OP	ERATION	I			
12:8	BROA	DCAST_	OPERAT	ION gro	up ID											
7:6	Not U	sed					00		Not us	sed						
5	POWE	R_FAIL	respons	e			1		Respo	nds to I	POWER_I	FAIL ever	nts with	same Gr	oup ID	
							0		Ignores POWER_FAIL events with same Group ID							
4:0	POWE	R_FAIL	group ID)					Group	ID sent	as data	for broa	dcast PC	OWER_FA	AIL event	s

Default value: 0x00000000 (DDC groups not used)

STORE_CONTROL(0xE3)

Definition: Used to store command settings in the USER and DEFAULT stores while the module is enabled. Used in conjunction with STORE DATA.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Below							
Default Value	0	0	0	1	0	0	0	0

Bits 7:4 Store to be read from or written to

 0001
 User store

 0010
 Default store

 0000, 0011-1111
 Not used

Bits 3:0 Command **0000** Read store

Page 66 Version 1.7



0001 Erase Store
 0010 Start write
 0011 End write
 0100 – 1111 Not used

DEVICE_ID(0xE4)

Definition: Returns the 16-byte (character) module identifier string. The format is: Part Number, Release Type Letter, Major Revision, Minor Revision.

Format	16-b	16-byte string														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Function						See E	See Below									
Default Value	5	0	9	0	Е	-	0	-	4	1	3	8	6	L	S	J

Bytes 15:14 Minor revision
Bytes 13:12 Major revision
Byte 11 Rel. Type?
Byte 10 ?

Bytes 9:0 Part number

MFR_IOUT_OC_FAULT_RESPONSE(0xE5)

Definition: Configures the IOUT overcurrent fault response as defined by the table below. The command format is the same as the PMBus standard fault responses except that it sets the overcurrent status bit in STATUS_IOUT.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Followin	ng Table						
Default Value	1	0	1	1	1	0	0	0
Bits	Purpose			Bit Value	Descriptio	n		
7:6	the device: • Pulls SALR • Sets the registers. Factorial controls in the control i	ehavior, for all i IT low elated fault bit i ault bits are on FAULTS comma	n the status ly cleared by	00	Not used			
				01	Not used			
				10	Disable w Bits 5:3.	ithout delay and	d retry according	g to the setting in
				11	Not used.			
5:3	Retry Settin	ng		000	No retry. T	The output rema	ains disabled un	til the fault is
				001-110	Not used			



		111	Attempts to restart continuously, without checking if the fault is still present, until it is commanded OFF (by the CONTROL pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down. The time between the start of each attempt to restart is set by the value in Bits [2:0] multiplied by 35ms.
2:0	Retry Delay	000-111	Retry delay time = (Value +1)*35ms. Sets the time between retries in 35ms increments. Range is 35ms to 280ms.

MFR_IOUT_UC_FAULT_RESPONSE(0xE6)

Definition: Configures the IOUT undercurrent fault response as defined by the table below. The command format is the same as the PMBus standard fault responses except that it sets the overcurrent status bit in STATUS IOUT.

Format	Bit Field							
Bit Position	7	6	5	4	3	2	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See Follov	ving Table						
Default Value	1	0	1	1	1	0	1	0
Bits	Purpose			Bit Value	Description	on		
7:6	vice: • Pulls SAL • Sets the isters. Fau		in the status reg- leared by the	00	Not used			
				01	Not used			
				10	Disable w Bits 5:3.	ithout delay and	d retry according	g to the setting in
				11	Not used.			
5:3	Retry Sett	ing		000	No retry. 7 cleared.	The output rem	ains disabled un	til the fault is
				001-110	Not used			
				111	fault is sti TROL pin removed, down. The	ill present, until or OPERATION o or another fault	it is commande command or bot t condition cause the start of eacl	t checking if the d OFF (by the CON- h), bias power is es the unit to shut n attempt to re-
2:0	Retry Dela	ay		000-111			+1)*35ms. Sets t ts. Range is 35m	the time between s to 280ms.

IOUT_AVG_OC_FAULT_LIMIT(0xE7)

Definition: Sets the IOUT average overcurrent fault threshold. For down-slope sensing, this corresponds to the average of all the current samples taken during the (1-D) time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the D interval). This feature shares

Page 68 Version 1.7



the OC fault bit operation (in STATUS_IOUT) and OC fault response with IOUT_OC_FAULT_LIMIT. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	Linea	r-11														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Function	Signe	d Expor	nent, N			Signe	Signed Mantissa, Y									
Default Value	1	1	1	0	1	0	1	0	0	1	0	1	1	0	0	0

Units: A

Equation: IOUT AVG OC FAULT LIMIT = $Y \times 2^N$

Range: 0A to 100A, Default Value=75A

IOUT_AVG_UC_FAULT_LIMIT(0xE8)

Definition: Sets the IOUT average undercurrent fault threshold. For down-slope sensing, this corresponds to the average of all the current samples taken during the (1-D) time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the D interval). This feature shares the UC fault bit operation (in STATUS_IOUT) and UC fault response with IOUT_ UC_FAULT_LIMIT If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML.

Format	Linea	ar-11														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Function	Signe	ed Expoi	nent, N			Sign	Signed Mantissa, Y									
Default Value	1	1	1	0	0	1	0	0	1	1	1	0	0	0	0	0

Units: A

Equation: IOUT_AVG_UC_FAULT_LIMIT = $Y \times 2^N$

Range: -100A to 0 A Default Value=-50A

SNAPSHOT (0xEA)

Definition: This is a READ only Command. It is a 32-byte read-back of parametric and status values. It allows monitoring and status data to be stored to flash either during a fault condition or through a system-defined time using the SNAP-SHOT_CONTROL command. Snapshot is continuously updated in RAM and can be read using the SNAPSHOT command. When a fault occurs, the latest snapshot in RAM is stored to flash. Snapshot data can be read back by writing a 0x01 to the SNAPSHOT_CONTROL command, then reading SNAPSHOT.



Byte	Value	PMBus Command	Format
31:30	Duty Cycle	READ_DUTY_CYCLE (94h)	2 Byte Linear-11
29:28	Switching Frequency	READ_FREQUENCY (95h)	2 Byte Linear-11
27:26	External Temperature 2 (TMON)	READ_TEMPERATURE_3 (8Fh)	2 Byte Linear-11
25:24	External Temperature 1	READ_TEMPERATURE_2 (8Eh)	2 Byte Linear-11
23:22	Internal Temperature	READ_TEMPERATURE_1 (8Dh)	2 Byte Linear-11
21	Manufacturer Specific Status Byte	STATUS_MFR_SPECIFIC (80h)	1 Byte Bit Field
20	CML Status Byte	STATUS_CML (7Eh)	1 Byte Bit Field
19	Temperature Status Byte	STATUS_TEMPERATURE (7Dh)	1 Byte Bit Field
18	Input Status Byte	STATUS_INPUT (7Ch)	1 Byte Bit Field
17	IOUT Status Byte	STATUS_IOUT (7Bh)	1 Byte Bit Field
16	VOUT Status Byte	STATUS_VOUT (7Ah)	1 Byte Bit Field
15:14	Highest Measured Output Current	N/A (Peak measured output current)	2 Byte Linear-11
13:12	Output Current	READ_IOUT (8Ch)	2 Byte Linear-11
11:10	Output Voltage	READ_VOUT (8Bh)	2 Byte Linear-16 Unsigned
9:8	Input Voltage	READ_VIN (88h)	2 Byte Linear-11
7:6	All Faults	N/A	2 Byte Bit Field
5	First Fault	N/A	1 Byte Bit Field
4:1	Uptime	N/A	4 Byte Integer
0	Flash Memory Status Byte	N/A	1 Byte Bit Field

BLANK PARAMS (0xEB)

Definition: Returns a 32-byte string that indicates which parameter values were retrieved by the last RESTORE operation or have been written since that time. Read BLANK_PARAMS immediately after a restore operation to determine which parameters are in that store. A bit set to "1" indicates the parameter is not present and has not been written since the RESTORE operation. The 32-byte string, 256 bits, corresponds to the 256 possible PMBus commands: from 0x00 to 0xFF. Each bit references a PMBus command by command number, for example ON_OFF_CONFIG, command 0x02 corresponds to bit 2. If the setting of ON_OFF_CONFIG was changed and stored in the USER or DEFAULT stores, the last 2 bytes of BLANK_PARAMS would be 1111 1011

STORE_DATA (0xF2)

Definition: Stores the command settings in the USER and/or DEFAULT stores while the module is enabled. Used in conjunction with STORE_CONTROL (0xE3). This command indicates to the module that the next 4 bytes are PMBus command codes and/or data. STORE_DATA commands, along with their 4 bytes of data, are repeatedly sent to the module until all configuration commands and data have been sent to the module. If the data that needs to be sent results in a STORE_DATA command that would have less than 4 bytes, the unused bytes should be filled with 0xFF. Note that these "filler" bytes will be used when the CRC is calculated

SNAPSHOT_CONTROL (0xF3)

Definition: Controls, configures, and erases SNAPSHOT data. As shown in the table below, this command is used to arm and disarm SNAPSHOT, report back the number of SNAPSHOT data record locations that are available for new data, select the data record to read back, specify whether a single or multiple SNAPSHOT should be taken after a module has been disabled, if a SNAPSHOT can only Page 70

Version 1.7



be taken when the module is enabled, enabling and disabling SNAPSHOT_CONTROL, and erasing all SNAPSHOT data. The Erase All bit must be sent as a separate command. All other bits will be ignored when the Erase All bit is sent. For example, 0000 0000 0010b and 1111 1111 1111 1111 will both (only) erase all SNAPSHOT data. The host must wait at least 20ms before issuing any other PMBus commands after writing the Erase All bit.

The Erase All bit must be sent as a separate command. All other bits are ignored when the Erase All bit is sent. For example, 0000 0000 0000 0010b and 1111 1111 1111 both (only) erase all SNAPSHOT data. The hose must wait at least 20ms before issuing any other PMBus commands after writing the Erase All bit.

Format	Bit/F	ield														
Bit Position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	See F	ollowing	g Table													
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	Field	Name		Value		Settir	ng		Descri	iption						
15	Snap	shot Arm	ned	0		Disab	led		Not Aı	rmed						
				1		Enabl	ed		Armed maske		hot hap	pens on	next fa	ult (prov	rided it i	s not
14:12	Not U	Jsed		000		Not U	sed		Not us	sed						
11:8	Availa	able Snap	oshots	0000- 1000		N/A Number of 8 byte SNAPSHOT records available						le				
7	One 7	Γime		0		Disab	led		Snaps	hot is ta	aken wh	enever a	a fault o	ccurs		
				1		Enabl	ed						a fault o as been			Snapshot
6	After	Enable		0		Disab	led		Snaps	hot may	y be take	en at an	y time.			
				1		Enabl	ed		Snaps on")	hot is o	nly take	n when	the devi	ce is ena	abled ("t	urned
5	Not u	ısed		0		Not u	sed		Not us	sed						
4:2	Read	Location	n	000- 111		NA/			SNAPS			SHOT da	ata reco	rd to ret	urn whe	n the
1	Erase	e All		1		(Write Only)			Remai	ining to RATE CO	become	8 (1000	nis cause Od) THIS s, not co	BIT MU	ST BE SI	ENT AS A
0	Enab	le		0		Disab	led		Disabl	les SNAI	PSHOT_	CONTR	OL			
				1		Enabled Enables SNAI				es SNAP	SHOT_C	CONTRO)L			

PINSTRAP_READ_STATUS (0xF5)

Definition: A 5-byte read-back of an index from 0 to 31 that corresponds to the resistor value for the designated pin-strap position.



Byte	Value	Format
Byte 4	Reserved	8-Bit Integer
Byte 3	Reserved	8-Bit Integer
Byte 2	SYNC resistor index	8-Bit Integer
Byte 1	Factory Mode	8-Bit Integer
Byte 0 Bits 7:3	VSET/SA VSET resistor index	5-Bit Integer
Byte 0 Bits 2:0	VSET/SA Address resistor index	3-Bit Integer

IIN_CAL_OFFSET (0xF6)

Definition: Used to account for input current that is consumed by the control circuit. If a value outside of the acceptable range is written to this command, the module will set the value equal to the lower or the upper limit and fault will be recorded in STATUS_CML

Equation: IIN_CAL_OFFSET = Y × 2^N Range: 10A to 10A, Default Value=0A

SECURITY_CONTROL(0xFA)

Definition: Reads back the security status of the USER and DEFAULT stores, clears protection status of non-password protected commands, and enables the automatic command protection mode (Auto Protect Mode). SECURITY_CONTROL is used along with the PASSWORD and WRITE_PROTECT commands to allow the user to disallow changes to selected commands

Format	Bit Field									
Bit Position	7	6	5	4	3	2	1	0		
Access	R	R	R	R	R	R	R	R		
Function	See Following Table									
Default Value	0	0	0	0	0	0	0	0		
Bits	Field Name			Bit Value	Description					
7:6	Not used			00	Not used					
5	DEFAULT	store protected	0	1 indicate	1 indicates that the DEFAULT store is protected.					
4	USER store protected 0				1 indicate	1 indicates that the USER store is protected.				
3:2	Not used			00	Not used.					
1	Clear pro	tected		0	Writing a "1" clears all protected commands except the commands that are password protected.					
0	Auto protect 0 Writing a "1" enables auto protection mode.							ode.		

PASSWORD (0xFB)

Definition: Sets Sets the password string for the USER and DEFAULT stores. The USER and DEFAULT stores can have unique passwords. The initial (default) passwords for both stores are null (9 bytes of zeroes in hexadecimal format - not 9 ASCII "0" characters). The DEFAULT store password has priority over the USER store password. That is, when the DEFAULT store password is written, protected commands in both the DEFAULT and USER stores can be written to. Data Format: ASCII. ISO/IEC 8859-1

Page 72 Version 1.7

Detailed Description of Supported PMBus Commands



WRITE_PROTECT (0xFD)

Definition: Sets a 256-bit (32-byte) parameter which identifies which commands are to be protected against write-access. Each bit in this parameter corresponds to a command according to the command's code. The command with a code of 00h (PAGE - not used in this module) is protected by the least-significant bit of the least-significant byte, followed by the command with a code of 01h and so forth. Note that all possible commands have a corresponding bit regardless of whether they can be protected or are supported by the module. Setting a command's WRITE_PROTECT bit to "1" indicates that write-access to that command is only allowed if the appropriate password has been written to the module. Note that the USER and DEFAULT stores have unique passwords, and that writing the DEFAULT store password will allow changes to both the USER and DEFAULT stores.

Page 73 Version 1.7



This page is left intentionally blank to mark the end of a section.

Thermal Considerations



Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation. Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 35a. The preferred airflow direction for cooling the module and the thermal reference points, Tref used in the specifications are shown in Figure 35b. For reliable operation the temperatures at these points should not exceed 115°C (C17 and C6). The output power of the module should not exceed the rated power of the module (Vo,set x Io,max). Please refer to the Application Note "Thermal Characterization Process for Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures. Increased airflow over the module enhances the heat transfer via convection. The thermal derating of figures 2, 8, 14, 20 and 26 show the maximum output current that can be delivered by each module in the indicated orientation without exceeding the maximum Tref temperature versus local ambient temperature (T_A) for several air flow conditions.




Figure 35a. Thermal testing setup




Figure 35b. Preferred airflow direction and the location of the thermal reference points

Page 75 Version 1.7

Example Application Circuit



Requirements:

Vin: 12V

Vout: 1.2V

lout: 60A max.




Figure 36. Example Application Circuit

Cin 3 x 0.1uF(ceramic) || 4 x 10uF (ceramic) || 10 x 22uF (ceramic) || 2 x 470uF (Aluminum Polymer)

Cout 4 x 0.1uF (ceramic) || 12 x 47uF (ceramic) || 4 x 680uF (Tantalum Polymer)

RA 392kΩ RB 38.3kΩ

ASCR Controller Settings:

ASCR Gain = 255

ASCR Integral = 128

ASCR Residual = 64

Steady State Gain Reduction = 4

Threshold = 255


Mechanical Outline




Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]

x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)








Figure 37. Physical dimensions

Recommended Pad Layout



RECOMMENDED SMT FOOTPRINT -THROUGH BOARD VIEW -




Figure 38. Footprint dimensions

Pin Assignment Table



Pin	Label	Type	Description					
1	VIN	PWR	Input voltage rail. Connect the input filter capacitors between pins 1 and 2. See layout recommendation section for details. Minimum recommended capacitance 1 x 470 μ F (electrolytic) 5 x 22 μ F 2 x 0.1 μ F.					
2	GND	PWR	Input rail return.					
3	GND	PWR	Output rail return.					
4	VOUT	PWR	Output voltage rail. Connect the output filter capacitors between pins 4 and 3. See layout recommendation section for details. Minimum recommended capacitance 2 x 330 μ F (polymer) 12 x 47 μ F 4 x 0.1 μ F.					
5	SEQ	I	Output tracking voltage input. Reference the tracking source to pin 10. If not used, connect to SIG_GND.					
6	VS-	ı	Differential remote sense input. Connect to negative output regulation point.					
7	VS+	I	Differential remote sense input. Connect to positive output regulation point.					
8	V5P	0	Auxiliary 5V low power (5mA max) bus. Does not need external filter capacitors.					
9	VSET	Multi	Used to set the POL address and the output voltage. See address table for details. Connect to the middle point of the resistor divider between V1P5 and SIG_GND.					
10	SIG_GND	SGND	Analog signal ground return.					
11	V1P5	0	Auxiliary 1.5V low power bus. Do not connect any external load except VSET resistor divider. Does not require external filtering. See layout recommendations.					
12	PG	0	Power-good output. Configured as open-drain by default. Require weak 10k pull-up to V5P. Could be re-configured as push-pull via PMBus.					
13	DATA	I/O	Serial data. Connect to external host and/or to other devices. Requires a pull-up resistor to a 3.3V or 5.5V source. V5 source recommended.					
14	SMBALERT#	0	Serial alert. Connect to external host if desired. Requires a pull-up resistor to a 3.3V or 5.5V source. V5 source recommended. If not used, this pin should be left floating.					
15	GND	DGND	Digital signal ground return.					
16	ON/OFF	I	Enable input. Active signal enables device. Recommended to be tied low during device configuration. The ON/OFF signal must be glitch free to achieved specified delay timing. Positive or negative pulse widths shorter than $10\mu s$ will be ignored.					
17	CLK	I/O	Serial clock. Connect to external host and/or to other modules. Requires a pull-up resistor to a 3.3V or 5.5V source. V5 source recommended.					
18	SYNC	I/O	Clock synchronization input. Used to sync to an external clock or to output the internal clock. When used as part of a SYNC bus in order to achieve phase spreading or as part of a current sharing rail, one of the devices must have this pin configured as an output, with no pull-up or pull-down resistors on the bus.					
19	DDC	I/O	Single-wire current sharing and inter-device communication bus. Requires a pull-up resistor to a 3.3V or 5.5V source. V5 source recommended. Pull-up voltage must be present when the device is powered.					
20	SHARE	I/O	Current sharing communication bus. Connect to other current share enabled modules to achieve droop-less current sharing. If not used, this pin should be left floating.					

Packaging Details



The UJT060 Open Frame modules are supplied in tape & reel as standard. Modules are shipped in quantities of 110 modules per reel. All Dimensions are in millimeters and (in inches).

Pick and Place Location




Figure 39. Pick and place location and Reel Dimensions

Reel Dimensions:

Outside Dimensions: 330.2 mm (13.00") Inside Dimensions: 177.8 mm (7.00") Tape Width: 44.00 mm (1.732")

Packaging Details



Surface Mount Information

Pick and Place

The UJT060 Open Frame modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300 °C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

Stencil thickness of 7 mils minimum must be used for this product. The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 40. Soldering outside of the recommended profile requires testing to verify results and performance.

Packaging Details






Figure 40. Recommended linear reflow profile using Sn/Ag/Cu solder

MSL Rating

The UJT060 Open Frame modules have a MSL rating of 2a.

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules: Soldering and Cleaning* Application Note (AN04-001).

Page 82 Version 1.7



Change History (excludes grammar & clarifications)

Version	Date	Description of the change
1.1	2/5/2021	Initial Release
1.2/1.3	5/10/2021	Updated VOUT_UV_FAULT_LIMIT
1.4	5/14/2021	Updated Timescale Fig.10,16,22,28
5./1.6	5/24/2021	Updated PMBus table
1.7	6/14/2021	Updated 1.8V efficiency curve

Ordering Information



Please contact your ABB Sales Representative for pricing, availability and optional features.

Device Codes

Product Codes	Input Voltage	Output Voltage	Output Current	MSL Rating	Comcode
UJT060A0X43-SRPZ	7.5-14.4Vdc	0.5-2Vdc	60A	2a	1600157177A

Coding Scheme

Package Identifier	Family J	Sequencing Option T	Output current 60A0	Output voltage X	On/Off logic	Remote Sense	Options		ROHS Compli- ance
U							-SR	-P	Z
P=Pico U=Micro	J = DLynx II Digital	T=with EZ Sequence	60A X = pro- gramm able output	pro-	4 = positive	3 = Remote	S = Surface Para Mount Pins	Paralleling Pins	eling Z = ROHS6
D=Deca M=Mega		X=without sequencing		able	ole No entry	Sense	R = Tape & Reel No entry =		
G=Giga T=Tera				negative		Through hole			

ABB Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solution, Inc.: US20040246754, US2004090219A1, US2004093533A1, US2004123164A1, US2004123167A1, US2004178780A1, US2004179382A1, US20050200344, US20050223252, US2005289373A1, US20060061214, US2006015616A1, US20060174145, US20070226526, US20070234095, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373527, US7394445, US7456617, US7459892, US7493504, US7526660.

Outside the US BEL Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN1045261OC, CN10458656C, CN10459360C, CN10465848C, CN11069332A, CN11124619A, CN11346682A, CN1685299A, CN1685459A, CN1685582A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP1561268A2, EP1576710A1, EP1576711A1, EP1604254A4, EP1604264A4, EP1714369A2, EP1745536A4, EP1769382A4, EP1899789A2, EP1984801A2, W004044718A1, W004045042A3, W004045042C1, W004062061 A1, W004062062A1, W004070780A3, W004084390A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3

Page 84 Version 1.7



ABB

601 Shiloh Rd. Plano, TX USA

Go.ABB/Industrial

We reserve the right to make technical changes or modify the contents of this document without prior notice. With regard to purchase orders, the agreed particulars shall prevail.

ABB does not accept any responsibility whatsoever for potential errors or possible lack of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of ABB.

Copyright© 2021 ABB All rights reserved