

14-Bit, CCD Signal Processor with Precision Timing Core

AD9979

FEATURES

1.8 V analog and digital core supply voltage

Correlated double sampler (CDS) with –3 dB, 0 dB, +3 dB, and +6 dB gain

6 dB to 42 dB 10-bit variable gain amplifier (VGA)

14-bit 65 MHz analog-to-digital converter

Black-level clamp with variable level control

Complete on-chip timing generator

Precision Timing™ core with 240 ps resolution @ 65 MHz

On-chip 3 V horizontal and RG drivers

General-purpose outputs (GPOs) for shutter and system support

7 mm × 7 mm, 48-lead LFCSP Internal LDO regulator circuitry

APPLICATIONS

Professional HDTV camcorders Professional/high end digital cameras Broadcast cameras Industrial high speed cameras

GENERAL DESCRIPTION

The AD9979 is a highly integrated CCD signal processor for high speed digital video camera applications. Specified at pixel rates of up to 65 MHz, the AD9979 consists of a complete analog front end with analog-to-digital conversion, combined with a programmable timing driver. The Precision Timing core allows adjustment of high speed clocks with approximately 240 ps resolution at 65 MHz operation.

The analog front end includes black-level clamping, CDS, VGA, and a 65 MSPS, 14-bit analog-to-digital converter (ADC). The timing driver provides the high speed CCD clock drivers for RG, HL, and H1 to H4. Operation is programmed using a 3-wire serial interface.

Available in a space-saving, $7 \text{ mm} \times 7 \text{ mm}$, 48-lead LFCSP, the AD9979 is specified over an operating temperature range of −25°C to +85°C.

Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2007–2009 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

REVISION HISTORY

9/09—Rev. A to Rev. B

6/09—Rev. Sp0 to Rev. A

2/07—Revision Sp0: Initial Version

SPECIFICATIONS

¹The total power dissipated by the HVDD (or RGVDD) supply can be approximated using the equation

Total HVDD Power = $[C_{LOAD} \times HVDD \times Pixel Frequency] \times HVDD$

where C_{LOAD} is the total capacitance seen by all H outputs.

Reducing the capacitive load and/or reducing the HVDD supply reduces the power dissipation. 2 LDO can be used to supply AVDD and DVDD only.

TIMING SPECIFICATIONS

 C_L = 20 pF, AVDD = DVDD = 1.8 V, f_{CLI} = 65 MHz, unless otherwise noted.

Table 2.

1 Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.

² Only applies to slave mode operation. The inhibited area for SHP is needed to meet the timing requirements for t_{CUSHP} for proper H-counter reset operation.
³ When 0x34[2:0] HxBLKRETIME bits are enabled, the inhibit

5 The H-clock signals that have SHP/SHD inhibit regions depends on the HCLK mode: Mode 1 = H1, Mode 2 = H1, H2, and Mode 3 = H1, H3.

6 These specifications apply when H1POL, H2POL, RGPOL, and HLPOL are all set to 1 (default setting).

DIGITAL SPECIFICATIONS

IOVDD = 1.6 V to 3.6 V, RGVDD = HVDD = 2.7 V to 3.6 V, C_L = 20 pF, t_{MIN} to t_{MAX} , unless otherwise noted.

Table 3.

ANALOG SPECIFICATIONS

AVDD = 1.8 V, f_{CLI} = 65 MHz, typical timing specifications, t_{MIN} to t_{MAX} , unless otherwise noted.

¹ Input signal characteristics are defined as shown in Figure 2.

ABSOLUTE MAXIMUM RATINGS

Table 5.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is measured using a 4-layer printed circuit board (PCB) with the exposed paddle soldered to the board.

Table 6.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 3. Pin Configuration

Table 7. Pin Function Descriptions

 1 AI = analog input, AO = analog output, DI = digital input, DO = digital output, DIO = digital input/output, P = power.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. System Integral Nonlinearity (INL)

EQUIVALENT INPUT/OUTPUT CIRCUITS

Figure 9. CLI Input, Register 0x15[0] =1 Enables the Bias Circuit

THEORY OF OPERATION

[Figure 12 s](#page-11-1)hows the typical application for the AD9979. The CCD output is processed by the AFE circuitry of the AD9979, which consists of a CDS, a VGA, a black-level clamp, and an ADC. The digitized pixel information is sent to the digital image processor chip, which performs the post-processing and compression. To operate the CCD, all CCD timing parameters are programmed into the AD9979 from the system ASIC, through the 3-wire serial interface. From the system master clock, CLI, provided by the image processor or an external crystal, the AD9979 generates the horizontal clocks of the CCD and all internal AFE clocks.

All AD9979 clocks are synchronized with VD and HD inputs. All of the horizontal pulses (CLPOB, PBLK, and HBLK) of the AD9979 are programmed and generated internally.

The H drivers for H1 to H4 and RG are included in the AD9979, allowing these clocks to be directly connected to the CCD. The H-drive voltage of 3 V is supported in the AD9979.

[Figure 13 a](#page-11-2)nd [Figure 14 s](#page-11-3)how the maximum horizontal and vertical counter dimensions for the AD9979.These counters control all internal horizontal and vertical clocking, to specify line and pixel locations. The maximum HD length is 8191 pixels per line, and the maximum VD length is 8192 lines per field.

Figure 13. Maximum Dimensions for Vertical and Horizontal Counters

Figure 14. Maximum VD and HD Dimensions

PROGRAMMABLE TIMING GENERATION

PRECISION TIMING HIGH SPEED TIMING CORE

The AD9979 generates flexible high speed timing signals using the Precision Timing core. This core is the foundation for generating the timing for both the CCD and the AFE; the reset gate (RG), the HL, Horizontal Driver H1 to Horizontal Driver H4, and the SHP and SHD sample clocks. A unique architecture makes it routine for the system designers to optimize image quality by providing precise control over the horizontal CCD readout and the AFE-correlated double sampling.

Timing Resolution

The Precision Timing core uses a master clock input (CLI) as a reference. This clock is recommended to be the same as the CCD pixel clock frequency[. Figure 15](#page-12-2) illustrates how the internal timing core divides the master clock period into 64 steps, or edge positions. Therefore, the edge resolution of the Precision Timing core is $t_{CLI}/64$. (For more information on using the CLI input, refer to th[e Applications Information s](#page-34-0)ection.)

Using a 65 MHz CLI frequency, the edge resolution of the Precision Timing core is approximately 240 ps. If a $1\times$ system clock is not available, it is also possible to use a $2\times$ reference clock, by programming the CLIDIVIDE register (Address 0x0D). The AD9979 then internally divides the CLI frequency by 2.

High Speed Clock Programmability

[Figure 16 s](#page-12-3)hows how the high speed clocks, RG, HL, H1 to H4, SHP, and SHD, are generated. The RG pulse has programmable rising and falling edges and can be inverted using the polarity control. The HL, H1, and H2 horizontal clocks have separate programmable rising and falling edges and polarity control. The AD9979 provides additional HCLK mode programmability, see [Table 8.](#page-14-1)

The edge location registers are each six bits wide, allowing the selection of all 64 edge locations. [Figure 19 s](#page-13-0)hows the default timing locations for all of the high speed clock signals.

Figure 19. High Speed Timing Default Locations

Table 8. HCLK Modes (Selected by Register Address 0x23, Bits[7:5])

Table 9. Horizontal Clock, RG, Drive, and Sample Control Registers Parameters

H-Driver and RG Outputs

In addition to the programmable timing positions, the AD9979 features on-chip output drivers for the HL, RG, and H1 to H4 outputs. These drivers are powerful enough to directly drive the CCD inputs. The H-driver and RG-driver currents can be adjusted for optimum rise/fall times into a particular load by using the drive strength control register (Address 0x35). Use the register to adjust the drive strength in 4.3 mA increments. The minimum setting of 0 is equal to off or three-state, and the maximum setting of 7 is equal to 30.1 mA.

Digital Data Outputs

For maximum system flexibility, the AD9979 uses DOUTPHASEN and DOUTPHASEP (Address 0x37, Bits[11:0]) to select the location for the start of each new pixel data value. Any edge location from 0 to 63 can be programmed. Register 0x37 determines the start location of the data output and the DOUTPHASEx clock rising edge with respect to the master clock input CLI.

The pipeline delay through the AD9979 is shown in [Figure 20.](#page-14-0) After the CCD input is sampled by SHD, there is a 16-cycle delay before the data is available.

HORIZONTAL CLAMPING AND BLANKING

The horizontal clamping and blanking pulses of the AD9979 are fully programmable to suit a variety of applications. Individual control is provided for CLPOB, PBLK, and HBLK during the different regions of each field. This allows the dark-pixel clamping and blanking patterns to be changed at each stage of the readout to accommodate the different image transfer timing and high speed line shifts.

Individual CLPOB and PBLK Patterns

The AFE horizontal timing consists of CLPOB and PBLK, as shown i[n Figure 21.](#page-15-1) These two signals are independently programmed using the registers i[n Table 10.](#page-16-0) The start polarity for the CLPOB (PBLK) signal is CLPOB_POL (PBLK_POL), and the first and second toggle positions of the pulse are CLPOBx_TOG1 (PBLKx_TOG1) and CLPOBx_TOG2 (PBLKx_TOG2), respectively. Both signals are active low and need to be programmed accordingly.

Two separate patterns for CLPOB and PBLK can be programmed for each H-pattern, CLPOB0, CLPOB1, PBLK0, and PBLK1. The CLPOB_PAT and PBLK_PAT field registers select which of the two patterns are used in each field.

[Figure 32 s](#page-22-1)hows how the sequence change positions divide the readout field into different regions. By assigning a different H-pattern to each region, the CLPOB and PBLK signals can change with each change in the vertical timing.

CLPOB and PBLK Masking Area

Additionally, the AD9979 allows the CLPOB and PBLK signals to be disabled during certain lines in the field, without changing any of the existing pattern settings. There are three sets of start and end registers for both CLPOB and PBLK that allows the creation of up to three masking areas for each signal.

For example, to use the CLPOB masking, program the CLPOBMASKSTARTx and CLPOBMASKENDx registers to specify the starting and ending lines in the field where the CLPOB patterns are to be ignored[. Figure 22](#page-15-2) illustrates this feature.

The masking registers are not specific to a certain H-pattern; they are always active for any existing field of timing. To disable the CLPOB and PBLK masking feature, set these registers to the maximum value of 0x1FFF.

Note that to disable CLPOB and PBLK masking during power-up, it is recommended to set CLPOBMASKSTARTx (PBLKMASKSTARTx) to 8191 and CLPOBMASKENDx (PBLKMASKENDx) to 0. This prevents any accidental masking caused by different register update events.

Table 10. CLPOB and PBLK Registers

Individual HBLK Patterns

The HBLK programmable timing shown in [Figure 23 i](#page-16-1)s similar to CLPOB and PBLK; however, there is no start polarity control. Only the toggle positions designate the start and the stop positions of the blanking period. Additionally, as shown i[n Figure 24,](#page-16-2) there is a polarity control, HBLKMASK, for H1/H3 and H2/H4 that designates the polarity of the horizontal clock signals during the blanking period. Setting HBLKMASK_H1 low sets $H1 = H3 = low$ and HBLKMASK_H2 high sets $H2 = H4 = high$ during the blanking. As with the CLPOB and PBLK signals, HBLK registers are available in each H-pattern group, allowing unique blanking signals to be used with different vertical timing sequences.

The AD9979 supports three different modes for HBLK operation. HBLK Mode 0 supports basic operation and offers some support for special HBLK patterns. HBLK Mode 1 supports pixel mixing HBLK operation. HBLK Mode 2 supports advanced HBLK operation. The following sections describe each mode. Register names are detailed in [Table 11.](#page-17-0)

HBLK Mode 0 Operation

There are six toggle positions available for HBLK. Normally, only two of the toggle positions are used to generate the standard HBLK interval. However, the additional toggle positions can be used to generate special HBLK patterns, as shown in [Figure 25.](#page-17-1) The pattern in this example uses all six toggle positions to generate two extra groups of pulses during the HBLK interval. By changing the toggle positions, different patterns are created.

Separate toggle positions are available for even and odd lines. If alternation is not needed, load the same values into both the HBLKTOGEx and HBLKTOGOx registers.

Figure 25. Generating Special HBLK Patterns

Table 11. HBLK Pattern Registers

1 The variable x represents the repeat area, from 0 to 5. The variable y represents the horizontal driver, 1 or 2. The variable z represents the HBLK repeat area start position for HBLK Mode 2, A, B, or C. 2 Odd lines defined using HBLKALT_PATx.

3 The variable x represents the repeat area, from 0 to 5.

4 Even lines defined using RAxHyREPz; also see Note 1.

HBLK Mode 1 Operation

Multiple repeats of the HBLK signal can be enabled by setting HBLKMODE to 1. In this mode, the HBLK pattern is generated using a different set of registers: HBLKSTART, HBLKEND, HBLKLEN, and HBLKREP, along with the six toggle positions (see [Figure 26\)](#page-18-0).

Generating HBLK Line Alternation

HBLK Mode 0 and HBLK Mode 1 provide the ability to alternate HBLK toggle positions on even and odd lines for which separate toggle positions are available. If even/odd line alternation is not required, load the same values into the registers for the even lines (HBLKTOGEx) as the odd (HBLKTOGOx) lines.

Increasing Horizontal Clock Width During HBLK

HBLK Mode 0 and HBLK Mode 1 allow the H1 to H4 pulse width to increase during the HBLK interval. As shown in [Figure 27,](#page-19-0) the horizontal clock frequency can reduce by a factor of 1/2, 1/4, 1/6, 1/8, 1/10, 1/12, and so on, up to 1/30 (se[e Table 12\)](#page-19-1). To enable this feature, the HCLK_WIDTH register (Address 0x34, Bits[7:4]) is set to a value between 1 and 15. When this register is set to 0, the wide HCLK feature is disabled.

The reduced frequency occurs only for H1 to H4 pulses that are located within the HBLK area.

The HCLK_WIDTH feature is generally used in conjunction with special HBLK patterns to generate vertical and horizontal mixing in the CCD.

Note that the wide HCLK feature is available only in HBLK Mode 0 and HBLK Mode 1, and not in HBLK Mode 2.

Table 12. HCLK Width Register

Figure 27. Generating Wide Horizontal Clock Pulses During HBLK Interval

05957-031

HBLK Mode 2 Operation

HBLK Mode 2 allows more advanced HBLK pattern operation. If unevenly spaced, multiple areas of HCLK pulses are needed; therefore, use HBLK Mode 2. Using a separate set of registers, HBLK Mode 2 can divide the HBLK region into up to six different repeat areas (see [Table 11\)](#page-17-0). As shown in [Figure 28,](#page-20-0) each repeat area shares a common group of toggle positions, HBLKSTARTA, HBLKSTARTB, and HBLKSTARTC. However, the number of toggles following each HBLKSTARTA, HBLKSTARTB, and HBLKSTARTC position can be unique in each repeat area by using RAxHyREPz, where x represents the repeat area, from 0 to 5, y represents the horizontal driver, 1 or 2, and z represents the HBLK repeat area start position for HBLK Mode 2, A, B, or C. As shown in [Figure 29,](#page-20-1) setting the RAxH1REPA/RAxH1REPB/ RAxH1REPC or RAxH2REPA/RAxH2REPB/RAxH2REPC registers to 0 masks the HCLK groups from appearing in a particular repeat area[. Figure 28](#page-20-0) shows only two repeat areas being used, although up to six are available. It is possible to program a separate number of repeat area repetitions for H1 and H2, but generally, the same value is used for both H1 and H2.

[Figure 28 s](#page-20-0)hows the example

RA0H1REPA/RA0H1REPB/RA0H1REPC = RA0H2REPA/RA0H2REPB/RA0H2REPC = RA1H1REPA/RA1H1REPB/RA1H1REPC = RA1H2REPA/RA1H2REPB/RA1H2REPC = 2.

Furthermore, HBLK Mode 2 allows a different HBLK pattern on even and odd lines. HBLKSTARTA, HBLKSTARTB, and HBLKSTARTC, as well as RAxH1REPA/RAxH1REPB/ RAxH1REPC and RAxH2REPA/RAxH2REPB/RAxH2REPC, define operation for the even lines. For separate control of the odd lines, the HBLKALT_PATx registers specify up to six repeat areas on the odd lines by reordering the repeat areas used for the even lines. New patterns are not available, but the order of the previously defined repeat areas on the even lines can be changed for the odd lines to accommodate advanced CCD operation.

Figure 29. HBLK Mode 2 Operation

HBLK, PBLK, and CLPOB Toggle Positions

The AD9979 uses an internal horizontal pixel counter to position the HBLK, PBLK, and CLPOB toggle positions. The horizontal counter does not reset to 0 until 12 CLI periods after the falling edge of HD. This 12-cycle pipeline delay must be considered when determining the register toggle positions. For example, if CLPOBx_TOGy is 100 and the pipeline delay is not considered, the final toggle position is applied at 112. To obtain the correct toggle positions, the toggle position registers must be set to the desired toggle position minus 12. For example, if the desired toggle position is 100, CLPOBx_TOGy needs to be set to 88, that is, 100 minus 12[. Figure 53 s](#page-36-2)hows the 12-cycle pipeline delay referenced to the falling edge of HD.

Note that toggle positions cannot be programmed during the 12-cycle delay from the HD falling edge until the horizontal counter has reset. Se[e Figure 31 f](#page-21-0)or an example of this restriction.

COMPLETE FIELD—COMBINING H-PATTERNS

After creating the H-patterns, they combine to create different readout fields. A field consists of up to nine different regions determined by the SCP registers, and within each region, a different H-pattern group can be selected, up to a maximum of 32 groups. Registers to control the H-patterns are located in the field registers. [Table 13 d](#page-22-2)escribes the field registers.

H-Pattern Selection

The H-patterns are stored in the HPAT memory, as described in [Table 33.](#page-50-0) The user decides how many H-pattern groups are required, up to a maximum of 32, and then uses the HPAT_SELx registers to select which H-pattern group is output in each region of the field[. Figure 32](#page-22-1) shows how to use the HPAT_SELx and SCPx registers. The SCPx registers create the line boundaries for each region.

Figure 32. Complete Field Divided into Regions

Table 13. Field Registers

MODE REGISTERS

To select the final field timing of the AD9979, use the mode registers. Typically, all of the field and H-pattern group information is programmed into the AD9979 at startup. During operation, the mode registers allows the user to select any combination of field timing to meet the current requirements of the system. The advantage of using the mode registers in conjunction with preprogrammed timing is that it greatly reduces the system programming requirements during camera operation. Only a few register writes are required when the camera operating mode is changed, rather than having to write in all of the vertical timing information with each camera mode change.

A basic still camera application can require five different fields of horizontal timing: one for draft mode operation, one for auto focusing, and three for still-image readout. With the AD9979, all register timing information for the five fields is loaded at startup. Then, during camera operation, the mode registers selects which field timing to activate depending on how the camera is being used.

The AD9979 supports up to seven field sequences, selected from up to 31 preprogrammed field groups, using the FIELD_SELx registers. When FIELDNUM is greater than 1, the AD9979 starts with Field 1 and increments to each Field N at the start of each VD.

[Figure 33 p](#page-24-0)rovides examples of the mode configuration settings. This example assumes having four field groups, Field Group 0 to Field Group 3, stored in memory.

Table 14. Mode Registers

EXAMPLE 1: TOTAL FIELDS = 3, FIRST FIELD = FIELD 0, SECOND FIELD = FIELD 1, THIRD FIELD = FIELD 2

EXAMPLE 2: TOTAL FIELDS = 1, FIRST FIELD = FIELD 3

FIELD 3 FIELD_SEL1 = 3

EXAMPLE 3: TOTAL FIELDS = 4, FIRST FIELD = FIELD 5, SECOND FIELD = FIELD 1, THIRD FIELD = FIELD 4, FOURTH FIELD = FIELD 2

05957-035

Figure 33. Example of Mode Configurations

HORIZONTAL TIMING SEQUENCE EXAMPLE

[Figure 34 s](#page-25-1)hows an example of a CCD layout. The horizontal register contains 28 dummy pixels, which occur on each line clocked from the CCD. In the vertical direction, there are 10 optical black (OB) lines at the front of the readout and 2 OB lines at the back of the readout. The horizontal direction has 4 OB pixels in the front and 48 in the back.

[Figure 35 s](#page-25-2)hows the basic sequence layout to use during the effective pixel readout. The 48 OB pixels at the end of each line are used for the CLPOB signals. PBLK is optional and is often used to blank the digital outputs during the HBLK time. HBLK is used during the vertical shift interval.

Because PBLK is used to isolate the CDS input (see the [Analog](#page-30-0) [Front-End Description and Operation s](#page-30-0)ection), the PBLK signal cannot be used during CLPOB operation. The change in the offset behavior that occurs during PBLK impacts the accuracy of the CLPOB circuitry.

The HBLK, CLPOB, and PBLK parameters are programmed in the V-sequence registers. More elaborate clamping schemes can be used, such as adding in a separate sequence to clamp in the entire shield OB lines. This requires configuring a separate V-sequence for clocking out the OB lines.

The CLPOB mask registers are also useful for disabling the CLPOB on a few lines without affecting the setup of the

clamping sequences. It is important to use CLPOB only during valid OB pixels. During other portions on the frame timing, such as during vertical blanking or SG line timing, the CCD does not output valid OB pixels. Any CLPOB pulses that occur during this time cause errors in clamping operation, and therefore, cause changes in the black level of the image.

05957-037

GENERAL-PURPOSE OUTPUTS (GPO)

The AD9979 provides programmable outputs to control a mechanical shutter, strobe/flash, the CCD bias select signal, or any other external component with general-purpose (GP) signals. Two GP signals are available, with up to two toggles each, that can be programmed and assigned to GPO1 and GPO2. These pins are bidirectional and also allow visibility of CLPOB, PBLK, and internal high speed signals (as an output) and external control of HBLK (as an input). The registers introduced in this section are described in [Table 16.](#page-27-0)

Primary Field Counter

The AD9979 contains a primary field counter that is used to count multiple fields when using the GPO output signals. This counter is incremented on each VD cycle. The primary counter has several modes of operation controlled by Address 0x50, including the following:

- Activate counter (single count)
- RapidShot (repeating count)
- ShotTimer (delayed count)
- Force to idle

The primary counter regulates the placement of the GP toggle positions. In addition, if the RapidShot feature is used with the primary counter, the counter automatically repeats as necessary for multiple expose/read cycles.

GP Toggles

When configured as an output, each GPO can deliver a signal that is the result of programmable toggle positions. The GP signals are independent and can be linked to a specific VD period or over a range of VD periods, via the primary field counter, through the GP protocol register (Address 0x52). As a result of their associations with the field counters, the GP toggles inherit the characteristics of the field counter, such as RapidShot and ShotDelay. To use the GP toggles

- 1. Program the toggle positions (Address 0x54 to Address 0x59)
- 2. Program the protocol (Address 0x52)
- 3. Program the counter parameters (Address 0x51)
- 4. Activate the counter (Address 0x50)

For Protocol 1 (no counter association), skip Step 3 and Step 4.

With these four steps, the GP signals can be programmed to accomplish many common tasks. Careful protocol selection and application of the primary counter yields efficient results to allow the GP signals smooth integration with system operation.

Several simple examples of GPO application using only one GPO and one field counter follow. These examples can be used as building blocks for more complex GPO activity. In addition, specific GPO signals can be passed through a four-input LUT to realize combinational logic between them. For example, GPO1 and GPO2 can be sent through an XOR look-up table, and the result can be delivered on GPO1, GPO2, or both. In addition, either GPO1 or GPO2 can deliver its original toggles.

Name	Length	Description
PRIMARY_ACTION	3 bits	$0x0 =$ idle (no counter action). GPO signals still can be controlled using polarity or GPx_PROTOCOL = 1.
		$0x1$ = activate counter. Single cycle of counter from 1 to counter maximum value; then returns to idle state.
		$0x2$ = RapidShot. After reaching maximum counter value, counter wraps and repeats until reset.
		Ox3 = ShotTimer. Active single cycle of counter after added delay of N fields (use PRIMARY DELAY register).
		$0x4 = test mode only.$
		$0x5 = test mode only.$
		$0x6$ = test mode only.
		$0x7$ = force to idle.
PRIMARY MAX	4 bits	Primary counter maximum value.
PRIMARY DELAY	4 bits	ShotTimer. Number of fields to delay before the next primary count starts.

Table 15. Primary Field Counter Registers (Address 0x50 and Address 0x51)

Table 16. GPO Registers (Address 0x52 to Address 0x59)

1 The variable x represents the general-purpose output, 1 or 2. 2 The variable y represents the toggle, 1 or 2.

Single-Field Toggles

Single-field toggles begin in the field following the register write. There can be up to two toggles in the field. The mode is set with GPx_PROTOCOL equal to 1. In this mode, the field toggle settings must be set to 1. Toggles repeat for each field until GPx_PROTOCOL is set to 0. GPx_PROTOCOL must be reset to 0 for one field before it can be active again.

Preparation

The GP toggle positions can be programmed any time prior to use. For example,

```
0 \times 054 \leftarrow 0 \times 000A001<br>0 \times 055 \leftarrow 0 \times 00020000x055 \leftarrow 0x0002000<br>0x056 \leftarrow 0x000000F\leftarrow 0x000000F
```
Details

Scheduled Toggles

Scheduled toggles are programmed to occur during any upcoming field. For example, there can be one toggle in Field 1 and the next toggle in Field 3. The mode is set with $\text{GPx_PROTOCOL} = 2$, which tells the GPO to obey the primary field counter.

Preparation

The GP toggle positions can be programmed any time prior to use. For example,

```
0x054 ← 0x00C4002<br>0x055 ← 0x0004000
          ~\leftarrow~0x00040000x056 ← 0x00000B3
```
Details

A) Field 0: 0x050 ← 0x0000001 0x052 ← 0x0000002

Figure 37. Scheduled Toggles Using GP1_PROTOCOL = 2

RapidShot Sequences

RapidShot technology provides continuous repetition of scheduled toggles. As in the case of scheduled toggles, a pulse can traverse multiple fields. The mode is set with GPx_PROTOCOL = 3 , which tells the GPO to obey the repeating primary field counter. GPx_PROTOCOL must be reset to 0 for one field before it can be active again.

Preparation

The GPO toggle positions can be programmed any time prior to use. For example,

Details

```
A) Field 0: 0x050 \leftarrow 0x0000002<br>B) Field 2: 0x050 \leftarrow 0x0000007
B) Field 2: 0x050
```


Figure 38. RapidShot Toggle Operation Using GP1_PROTOCOL = 3

05957-040

ShotTimer Sequences

ShotTimer technology provides internal delay of scheduled toggles. The delay is in terms of fields.

Preparation

The GP toggle positions can be programmed any time prior to use. For example,

Details

GP LOOK-UP TABLES (LUT)

The AD9979 includes a LUT for each pair of consecutive GP signals when configured as outputs. The external GPO outputs from the GPO1 pair can output the result of the LUT or the original GPO internal signal.

Address 0x52 dictates the behavior of the LUT and identifies which signals receive the result. Each 4-bit register can realize any logic combination of GPO1 and GPO2[. Table 17](#page-29-2) shows how the register values of GP12_LUT[13:10] are determined. XOR, NAND, AND, and OR results are shown, but any 4-bit combination is possible. A simple example of XOR gating is shown in [Figure 41.](#page-29-1)

Field Counter and GPO Limitations

- 1. The following is a summary of the known limitations of the field counters and GPO signals that dictate usability.
- 2. The field counter trigger (Address 0x50) is self-reset at the start of every VD period. Therefore, there must be one VD period between sequential programming to that address.
- 3. If the protocol is set to 1, the toggles repeat for each field until the protocol is set to idle.

ANALOG FRONT-END DESCRIPTION AND OPERATION

Figure 42. Analog Front End Functional Block Diagram

The AD9979 signal processing chain is shown in [Figure 42.](#page-30-1) Each processing step is essential in achieving a high quality image from the raw CCD pixel data.

DC Restore

To reduce the large dc offset of the CCD output signal, a dc restore circuit is used with an external 0.1 μF series coupling capacitor. This restores the dc level of the CCD signal to approximately 1.2 V, to be compatible with the 1.8 V core supply voltage of the AD9979. The dc restore switch is active during the SHP sample pulse time.

The dc restore circuit can be disabled when the optional PBLK signal is used to isolate large signal swings from the CCD input (see the [Analog Preblanking](#page-30-2) section). Bit 6 of Address 0x00 controls whether the dc restore is active during the PBLK interval (se[e Table 24\)](#page-42-1).

Analog Preblanking

During certain CCD blanking or substrate clocking intervals, the CCD input signal to the AD9979 can increase in amplitude beyond the recommended input range. The PBLK signal can be used to isolate the CDS input from large signal swings. As shown in [Figure 42,](#page-30-1) when PBLK is active (low), the CDS input is isolated from the CCDINx pin (S1 open) and is internally shorted to ground (S2 closed).

During the PBLK active time, the ADC outputs can be programmed to output all zeros or the programmed clamp level.

Note that because the CDS input is shorted during PBLK, the CLPOB pulse must not be used during the same active time as the PBLK pulse.

Correlated Double Sampler (CDS)

The CDS circuit samples each CCD pixel twice to extract the video information and to reject low frequency noise. The timing shown i[n Figure 19](#page-13-0) illustrates how the two internally generated CDS clocks, SHP and SHD, are used to sample the reference level and to sample the CCD signal level, respectively. The placement of the SHP and SHD sampling edges is determined by the setting of the SHPLOC and SHDLOC registers, located at Address 0x36. Placement of these two clock signals is critical in achieving the best performance from the CCD.

The CDS gain is variable in four steps, set by using CDSGAIN (Address 0x04): −3 dB, 0 dB (default), +3 dB, and +6 dB (see [Table 24\)](#page-42-1). Improved noise performance results from using the +3 dB and +6 dB settings, but the input range is reduced with these settings (see [Table 4\)](#page-5-2).

Input Configurations

The CDS circuit samples each CCD pixel twice to extract the video information and to reject the low frequency noise (see [Figure 43\)](#page-31-0). There are three possible configurations for the CDS: inverting CDS mode, noninverting CDS mode, and SHA mode. CDSMODE (Address 0x00[9:8]) selects which configuration is used (see [Table 24\)](#page-42-1).

Inverting CDS Mode

For this configuration, the signal from the CCD is applied to the positive input of the CDS system (CCDINP) and the negative side (CCDINM) is grounded (see [Figure 44\)](#page-31-1). The CDSMODE setting for this configuration is 0x00. Traditional CCD applications use this configuration with the reset level established below the AVDD supply level, by the AD9979 dc restore circuit, at approximately 1.5 V. The maximum saturation level is 1.0 V below the reset level, as shown in [Figure 45 a](#page-31-2)nd [Table 18.](#page-31-3) A maximum saturation voltage of 1.4 V is also possible when using the minimum CDS gain setting.

Figure 45. Traditional Inverting CDS Signal

Table 18. Inverting Voltage Levels

Noninverting CDS Mode

If the noninverting input is desired, the reset level signal (or black level signal) is established at a voltage above ground potential. Saturation level (or white level) is approximately 1 V. Samples are taken at each signal level (se[e Figure 46](#page-31-4) an[d Table 19\)](#page-31-5).

Table 19. Noninverting Voltage Levels

SHA Mode—Differential Input Configuration

In this configuration, which uses a differential input sampleand- hold amplifier (SHA), a signal is applied to the CCDINP input, while an inverse signal is applied simultaneously to the CCDINM input (see [Figure 47\)](#page-32-0). Sampling occurs on both signals at the same time, creating the differential output for amplification and for the ADC (se[e Figure 48 a](#page-32-1)nd [Table 20\)](#page-32-2).

Table 20. SHA Mode—Differential Voltage Levels

SHA Mode—DC-Coupled, Single-Ended Input

The SHA mode can also be used in a single-ended fashion, with the signal from the image sensor applied to the CDS/SHA using a single input, CCDINP. This is similar to the differential configuration, except in this case, the CCDINM line is held at a constant dc voltage. This establishes a reference level that matches the image sensor reference voltage (see [Figure 49\)](#page-32-3).

Referring to [Figure 50 a](#page-32-4)n[d Table 21,](#page-32-5) the CCDINM signal is a constant dc voltage set at a level above ground potential. The sensor signal is applied to the other input, and samples are taken at the signal minimum and at a point of signal maximum. The resulting differential signal is the difference between the signal and the reference voltage.

Table 21. SHA Mode—Single-Ended, Input Voltage Levels

CDS Timing Control

The timing shown i[n Figure 19](#page-13-0) illustrates how the two internally generated CDS clocks, SHP and SHD, are used to sample the reference level and the data level of the CCD signal, respectively. The placement of the SHP and SHD sampling edges is determined by the setting of SHPLOC and SHDLOC, located at Address 0x36. Placement of these two clock signals is critical in achieving the best performance from the CCD.

SHA Timing Control

When SHA mode is selected, only the SHPLOC setting is used to sample the input signal, but the SHDLOC signal still needs to be programmed to an edge setting of SHPLOC + 32.

Variable Gain Amplifier (VGA)

The VGA stage provides a gain range of approximately 6 dB to 42 dB, programmable with 10-bit resolution through the serial digital interface. A gain of 6 dB is needed to match a 1 V input signal with the ADC full-scale range of 2 V. When compared to 1 V full-scale systems, the equivalent gain range is 0 dB to 36 dB.

The VGA gain curve follows a linear-in-dB characteristic. The exact VGA gain is calculated for any gain register value by

 $Gain (dB) = (0.0358 \times Code) + 5.75 dB$

where Code is the range of 0 to 1023.

Analog-to-Digital Converter

The AD9979 uses a high performance ADC architecture, optimized for high speed and low power. Differential nonlinearity (DNL) performance is typically better than 0.5 LSB. The ADC uses a 2 V input range. (See [Figure 5](#page-9-1) to [Figure 7](#page-9-2) for the typical linearity and noise performance plots of the AD9979.)

Optical Black Clamp

The optical black clamp loop is used to remove residual offsets in the signal chain and to track low frequency variations in the CCD black level. During the optical black (shielded) pixel interval on each line, the ADC output is compared with a fixed black level reference, selected by the user in the clamp level register. The value can be programmed between 0 LSB and 255 LSB, in 256 steps. The resulting error signal is filtered to reduce noise, and the correction value is applied to the ADC input through a DAC. Normally, the optical black clamp loop is turned on once per horizontal line, but this loop can be updated more slowly to suit a particular application. If external digital clamping is used during the postprocessing, the AD9979 optical black clamping can be disabled using CLAMPENABLE, Bit 3 in Address 0x00. When the loop is disabled, the clamp level register can still be used to provide fixed offset adjustment.

Note that if the CLPOB loop is disabled, higher VGA gain settings reduce the dynamic range because the uncorrected offset in the signal path is gained up.

It is recommended to align the CLPOB pulse with the CCD optical black pixels. It is recommended that the CLPOB pulse duration be at least 20 pixels wide. Shorter pulse widths can be used, but the ability for the loop to track low frequency variations in the black level is reduced. See th[e Horizontal Clamping and](#page-15-0) [Blanking](#page-15-0) section for more timing information.

Digital Data Outputs

The AD9979 digital output data is latched using the DOUTPHASEx value, as shown in [Figure 42.](#page-30-1) (Output data timing is shown in [Figure 20.](#page-14-0)) The switching of the data outputs can couple noise back into the analog signal path. To minimize any switching noise while using default register settings, it is recommended that DOUTPHASEPx be set to a value between 15 and 31. Other settings can produce good results, but experimentation is necessary.

The data output coding is normally straight binary, but the coding can be changed to gray coding by setting Bit 2 of Address 0x01 to 1.

APPLICATIONS INFORMATION

RECOMMENDED POWER-UP SEQUENCE

When the AD9979 is powered up, the following sequence is recommended (refer t[o Figure 52 f](#page-34-2)or each step).

- 1. Turn on the power supplies for the AD9979 and apply CLI clock. There is no required order for bringing up each supply.
- 2. Although the AD9979 contains an on-chip, power-on reset, a software reset of the internal registers is recommended. Write 1 to SW_RST (Address 0x10, Bit [0], which resets all the internal registers to their default values. This bit is selfclearing and automatically resets back to 0.
- 3. Write to the desired registers to configure high speed timing and horizontal timing. Note that all TESTMODE registers must be written as described in the register maps.
- 4. To place the part into normal power operation, write 0 to STANDBY (Address 0x00, Bits[1:0])and REFBUF_PWRDN (Address 0x00, Bit 2).
- 5. The Precision Timing core must be reset by writing 1 to TGCORE_RST (Address 0x14, Bit 0). This starts the internal timing core operation.
- 6. Write 1 to OUT_CONTROL (Address 0x11, Bit 0).

The next VD/HD falling edge allows register updates to occur, including OUT_CONTROL (Address 0x11, Bit [0]), which enables all clock outputs.

Figure 52. Recommended Power-Up Sequence

Example Register Settings for Power-Up

The following settings can be used for basic operation. A single CLPOB pulse is used with only H-pattern and one field. Additional HPATS and FIELDS can be added, as needed, along with different CLPOB toggle positions.

1. EXTERNAL HD FALLING EDGE IS LATCHED BY CLI RISING EDGE, THEN LATCHED AGAIN BY SHPLOC (INTERNAL SAMPLING EDGE).
2. INTERNAL H-COUNTER IS ALWAYS RESET 11.5 CLOCK CYCLES AFTER THE INTERNAL HD FALLING EDGE, AT SHDLOC (INTER **3. DEPENDING ON THE VALUE OF SHDLOC, H-COUNTER RESET CAN OCCUR 13 OR 14 CLI CLOCK EDGES AFTER THE EXTERNAL HD FALLING EDGE.** 4. SHPLOC = 32, SHDLOC = 0 IS SHOWN IN ABOVE EXAMPLE. IN THIS CASE, THE H-COUNTER RESET OCCURS 13 CLI RISING EDGES AFTER HD FALLING EDGE. ﷺ
5. HD FALLING EDGE MUST OCCUR COINCIDENT WITH VD FALLING EDGE (WITHIN SAME CLI CYC **EDGE MUST NOT OCCUR WITHIN 1 CLI CYCLES IMMEDIATELY BEFORE VD FALLING EDGE.**

Figure 53. Horizontal Counter Pipeline Delay

Additional Restrictions

When operating, note the following restrictions:

- The HD falling edge should be located in the same CLI clock cycle as the VD falling edge or later than the VD falling edge. The HD falling edge should not be located within 1 cycle prior to the VD falling edge.
- If possible, perform all start-up serial writes with VD and HD disabled. This prevents unknown behavior caused by partial updating of registers before all information is loaded.

The internal horizontal counter is reset 12 CLI cycles after the falling edge of HD. Se[e Figure 53 f](#page-36-2)or details on how the internal counter is reset.

STANDBY MODE OPERATION

The AD9979 contains two different standby modes to optimize the overall power dissipation in a particular application. Bits[1:0] of Address 0x00 control the power-down state of the device.

- $STANDBY[1:0] = 00 = normal operation (full power)$
- $STANDBY[1:0] = 01$ = reference standby mode
- $STANDBY[1:0] = 10$ or $11 = total$ shut-down mode (lowest power)

[Table 22 s](#page-37-2)ummarizes the operation of each power-down mode. OUT**_**CONTROL (Address 0x11, Bit [0]) takes priority over the reference standby mode in determining the digital output states, but total shutdown mode takes priority over OUT**_**CONTROL. Total shutdown mode has the lowest power consumption. When returning from total shutdown mode to normal operation, the timing core must be reset at least 100 µs after STANDBY (Address 0x00, Bits[1:0]) is written to.

There is an additional register to independently disable the internal voltage reference buffer, REFBUF_PWRDN (Bit 2, (Address 0x00). By default, the buffer is disabled. It must be enabled for normal operation.

CLI FREQUENCY CHANGE

If the input clock (CLI) is interrupted or changes to a different frequency, the timing core must be reset for proper operation. After the CLI clock has settled to the new frequency, or the previous frequency is resumed, write 0 and then 1 to TGCORE_RST (Address 0x14). This guarantees proper timing core operation.

Table 22. Standby Mode Operation

1 To exit total shutdown, write 00 to STANDBY (Address 0x00, Bits[1:0]), then reset the timing core after 100 µs to guarantee proper settling.

2 Total shutdown mode takes priority over OUT**_**CONTROL for determining the output polarities.

3 The status of the DOUT pins is unknown at power-up. Low status is guaranteed in total shutdown mode after the power-up sequence is completed.

CIRCUIT CONFIGURATION

The AD9979 recommended circuit configurations are shown in [Figure 54 a](#page-38-0)n[d Figure 55.](#page-38-1) Achieving good image quality from the AD9979 requires careful attention to PCB layout. Route all signals to maintain low noise performance. Directly route the CCD output signal through a 0.1 μF capacitor to Pin 31. To minimize interference with the CCDINM, CCDINP, REFT, and REFB signals, carefully route the master clock (CLI) to Pin 28.

The H1 to H4, HL, and RG traces need low inductance to avoid excessive distortion of the signals. Heavier traces are recommended because of the large transient current demands on H1 to H4 and HL from the capacitive load of the CCD. If possible, physically locating the AD9979 closer to the CCD reduces the inductance on these lines. Make the routing path as direct as possible from the AD9979 to the CCD.

3 V System Compatibility

The AD9979 typical circuit connections for a 3 V system are shown in [Figure 54.](#page-38-0) This application uses an external 3.3 V supply connected to the IOVDD input of the AD9979, which also serves as the LDO input. The LDO generates a 1.8 V output for the AD9979 core supply voltages, AVDD and DVDD. The LDOOUT pin can then be connected directly to the AVDD and DVDD pins. In this configuration, the LDOEN pin is tied high to enable the LDO.

Alternatively, a separate 1.8 V regulated supply voltage may be used to power the AVDD and DVDD pins. In this case, the LDOOUT pin needs to be left floating, and the LDOEN pin needs to be grounded. A typical circuit configuration for a 1.8 V system is shown in [Figure 55.](#page-38-1)

GROUNDING AND DECOUPLING RECOMMENDATIONS

As shown in [Figure 54 a](#page-38-0)n[d Figure 55,](#page-38-1) a single ground plane is recommended for the AD9979. This ground plane needs to be as continuous as possible, particularly around the P-type, AI-type, and A-type pins to ensure that all analog decoupling capacitors provide the lowest possible impedance path between the power and bypass pins and their respective ground pins. All high frequency decoupling capacitors need to be located as close as possible to the package pins.

All the supply pins must be decoupled to ground with good quality, high frequency chip capacitors. There also needs to be a 4.7 μF or larger bypass capacitor for each main supply, that is, AVDD, RGVDD, HVDD, and DRVDD, although this is not necessary for each individual pin. In most applications, it is easier to share the supply for RGVDD and HVDD, which can be done as long as the individual supply pins are separately bypassed. A separate 3 V supply can be used for DRVDD, but this supply pin still needs to be decoupled to the same ground plane as the rest of the chip. A separate ground for DRVSS is not recommended.

The reference bypass pins (REFT, REFB) must be decoupled to ground as close as possible to their respective pins. The bridge capacitor between REFT and REFB is recommended for pixel rates greater than 40 MHz. The analog input capacitor (CCDINM, CCDINP) also needs to be located close to the pin.

The GND connections should be tied to the lowest impedance ground plane on the PCB. Performance does not degrade if several of these GND connections are left unconnected for routing purposes.

Figure 55. Typical 1.8 V Circuit Configuration

3-WIRE SERIAL INTERFACE TIMING

All of the internal registers of the AD9979 are accessed through a 3-wire serial interface. Each register consists of a 12-bit address and a 28-bit data-word. Both the 12-bit address and the 28-bit data-words are written starting with the LSB. To write to each register, a 40-bit operation is required, as shown i[n Figure 56.](#page-39-1) Although many registers are fewer than 28-bits wide, all 28 bits must be written for each register. For example, if the register is only 20-bits wide, the upper 8 bits are don't care bits and must be filled with zeros during the serial write operation. If fewer than 28 data bits are written, the register does not update with new data.

[Figure 57 s](#page-39-2)hows a more efficient way to write to the registers, using the AD9979 address auto-increment capability. Using this method, the lowest desired address is written first, followed by multiple 28-bit data-words. Each new 28-bit data-word is automatically written to the next highest register address. By eliminating the need to write to each 12-bit address, faster register loading is achieved. Continuous write operations can be used starting with any register location.

Figure 57. Continuous Serial Write Operation

05957-060

LAYOUT OF INTERNAL REGISTERS

The AD9979 address space is divided into two different register areas, as illustrated i[n Figure 58.](#page-40-1) In the first area, Address 0x000 to Address 0x7FF contain the registers for the AFE, miscellaneous functions, VD/HD parameters, input/output control, mode control, timing core, test, and update control functions. The second area of the address space, beginning at Address 0x800, consists of the registers for the H-pattern groups and fields. This is a configurable set of register space; the user can decide how many H-pattern groups and fields are used in a particular design. The AD9979 supports up to 32 H-patterns.

Register 0x28 specifies the total number of H-pattern groups. The starting address for the H-pattern group registers is always 0x800, and the starting address for the field registers is determined by the number of H-pattern groups, and it is equal to 0x800 plus the number of H-pattern groups times 16. Each H-pattern group and field occupies 16 register addresses.

It is important to note that the H-pattern group and field registers must always occupy a continuous block of addresses.

[Figure 59 s](#page-40-2)hows an example using three H-pattern groups and two fields. The starting address for the H-pattern groups is always 0x800. Because HPATNUM is set to 3, the H-pattern groups occupy 48 address locations, that is, 16 registers times 3 H-pattern groups. The starting address of the field registers for this example is 0x830, or 0x800 plus 48 (decimal). Note the decimal value must be converted to a hexadecimal number before adding it to 0x800.

The AD9979 address space contains many unused addresses. Undefined addresses between Address 0x00 and Address 0xFF must not be written to; otherwise, the AD9979 can operate incorrectly. Continuous register writes needs to be performed carefully to avoid writing to undefined registers.

Figure 58. Layout of AD9979 Registers

UPDATING OF NEW REGISTER VALUES

The internal registers of the AD9979 are updated at different times, depending on the register. [Table 23 s](#page-41-1)ummarizes the three different types of register updates. The register listing tables also contain a column with update type to identify when each register is updated (se[e Table 24 t](#page-42-1)o [Table 34\)](#page-51-0).

SCK Updated (SCK)

Some of the registers are updated immediately, as soon as the 28th data bit (D27) is written. These registers are used for functions that do not require gating with the next VD boundary, such as power-up and reset functions.

VD Updated (VD)

Many of the registers are updated at the next VD falling edge. By updating these values at the next VD edge, the current field is not corrupted and the new register values are applied to the next field. The VD update can be further delayed past the VD falling edge, using UPDATE (Address 0x17, Bits[12:0]), which delays the VD-updated register updates to any HD line in the field. Note that the field registers are not affected by UPDATE.

SCP Updated (SCP)

All of the H-pattern group registers are updated at the next SCP in which the registers are used.

Table 23. Register Update Locations

COMPLETE REGISTER LISTING

All addresses and default values are expressed in hexadecimal. When an address contains less than 28 data bits, all remaining bits must be written as 0s.

Table 24. AFE Registers

Table 25. Miscellaneous Registers

Table 26. VD/HD Registers

Table 27. I/O Control Registers

1 The inputs/outputs are 3 V tolerant, so there is no problem having higher than 1.8 V inputs at startup; however, this register needs to be set to 1 at initialization if using higher than 1.8 V supplies.

Table 28. Mode Control Registers

¹ Recommended setting is enable retime. Enabling retime adds one cycle delay to programmed HBLK positions.
² See Address 34, Bit 0 for setting options.
³ See Address 35, Bits[2:0] for setting options.

Table 30. Test Registers—Do Not Access

Table 31. Shutter and GPIO Registers

¹ See Address 52, Bits[1:0] for setting options.
² See Address 53, Bits[3:2] for setting options.
³ See Address 53, Bits[7:6] for setting options.

Table 33. HPAT Registers (HPAT Registers Always Start at Address 0x800)

 $¹ X = Don't care.$ </sup>

Table 34. Field Registers

 $1 X = Don't care.$

OUTLINE DIMENSIONS

ORDERING GUIDE

1 Z = RoHS Compliant Part.

NOTES

NOTES

**ANALOG
DEVICES**

Rev. C | Page 56 of 56

www.analog.com

©2007–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05957-0-10/09(C)