

### FEATURES

- Full-featured demo board for the ADP2114
- Standalone capability
- Configurable dual synchronous step-down, dc-to-dc switching regulator
- Dual 2 A/2 A or 3 A/1 A output or single combined 4 A output
- Input voltage  $V_{IN}$ : 2.75 V to 5.5 V
- Selectable fixed output: 0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V or adjustable output voltage to 0.6 V minimum
- Selectable switching frequency: 300 kHz, 600 kHz, 1.2 MHz or synchronized from 200 kHz to 2 MHz
- Configurable SYNC input or CLOCKOUT output
- Two independent enable inputs
- Two power good outputs
- Size: 3-7/16 inch  $\times$  2-5/8 inch

### APPLICATIONS

- Demonstrate features and configurability of ADP2114
- Emulate functionality of ADP2114 in a user's circuit
- Evaluate ADP2114 performance

### GENERAL DESCRIPTION

The ADP2114 evaluation (demo) board is a complete, dual, step-down, dc-to-dc converter design based on the ADP2114, a configurable, dual 2 A/single 4 A, synchronous step-down, dc-to-dc regulator.

The ADP2114 is a versatile step-down switching regulator that satisfies a wide range of user point-of-load requirements. The two PWM channels are 180° phase shifted and provide  $\pm 1.5\%$  accurate regulated output voltages. For more details, see the ADP2114 data sheet.

The ADP2114 evaluation board comes in two versions: the ADP2114-EVALZ with 3.3 V at 2 A and 1.8 V at 2 A outputs, switching frequency set to 600 kHz, and pulse skip enabled, and the ADP2114-2PH-EVALZ with interleaved 1.2 V at 4 A single output, switching frequency set to 1.2 MHz, and forced PWM mode. If needed, the ADP2114 evaluation board output voltages and configuration can be modified by changing the values of the appropriate passive components and changing the links. The ambient temperature operation range is from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

### ADP2114 EVALUATION BOARD




Figure 1. ADP2114-EVALZ— $V_{OUT1}$ : 3.3 V @ 2 A;  $V_{OUT2}$ : 1.8 V @ 2 A;  $f_{sw}$  = 600 kHz; Pulse Skip Enabled

#### Rev. 0

Evaluation boards are only intended for device evaluation and not for production purposes. Evaluation boards are supplied "as is" and without warranties of any kind, express, implied, or statutory including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose. No license is granted by implication or otherwise under any patents or other intellectual property by application or use of evaluation boards. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Analog Devices reserves the right to change devices or specifications at any time without notice. Trademarks and registered trademarks are the property of their respective owners. Evaluation boards are not authorized to be used in life support devices or systems.

## TABLE OF CONTENTS

Features .....	1	Typical Performance Characteristics .....	6
Applications.....	1	Bode Plots.....	9
General Description .....	1	Evaluation Board Schematics and Artwork.....	10
ADP2114 Evaluation Board .....	1	PCB Layout .....	12
Revision History .....	2	Ordering Information.....	16
Using the Evaluation (Demo) Board.....	3	Bill of Materials.....	16
Powering Up.....	3	Ordering Guide .....	17
Evaluating Performance of the DC-to-DC Converter .....	4	ESD Caution.....	17
Modifying the Board.....	4		

## REVISION HISTORY

7/09—Revision 0: Initial Version

## USING THE EVALUATION (DEMO) BOARD

### POWERING UP

The ADP2114 evaluation board is supplied fully assembled and tested. Before applying power to the evaluation board, follow the procedures in this section.

#### Input Power Source

The power source voltage must not exceed 5.5 V, the maximum operation input voltage of the [ADP2114](#).

Connect the negative terminal of the power source to the J2 (GND) jack of the evaluation board and the positive terminal of the power source to the J1 (VIN+) jack of the evaluation board.

#### Output Load

Before connecting a load to the output of the demo board, make sure that the output voltage does not exceed the maximum operating voltage range of the load. To connect a load to the output of Channel 1, connect the negative terminal of the load to Jack J4 (GND1) on the evaluation board and connect the positive terminal of the load to Jack J3 (+VOUT1). To connect a load to the output of Channel 2, connect the negative terminal of the load to Jack J5 (GND2) of the evaluation board and connect the positive terminal to Jack J6 (+VOUT2).

For the single interleaved output configuration, the outputs of Channel 1 and Channel 2 are shorted together by soldering Link CB3. To apply a load to the single interleaved dual-phase output, connect the negative terminal of the load to either Jack J4 (GND1) or Jack J5 (GND2) of the evaluation board and connect the positive terminal of the load to either Jack J3 (+VOUT1) or Jack J6 (+VOUT2).

#### Enabling and Disabling the DC-to-DC Converter

HEADER3 EN1 is used to control Channel 1. Use one of the following methods to enable or disable Channel 1:

- To enable Channel 1, short the middle pin of HEADER3 EN1 to VIN+ by placing a shunt in the on position, or apply a dc voltage from 2.0 V to 5.5 V to the middle pin.
- To disable Channel 1, short the middle pin of HEADER3 EN1 to GND by placing a shunt in the off position or apply a positive dc voltage below 0.8 V to the middle pin.

HEADER3 EN2 is used to control Channel 2. Use one of the following methods to enable or disable Channel 2:

- To enable Channel 2, short the middle pin of HEADER3 EN2 to VIN+ by placing a shunt in the on position, or apply a dc voltage from 2.0 V to 5.5 V to the middle pin.
- To disable Channel 2, short the middle pin of HEADER3 EN2 to GND by placing a shunt in the off position, or apply a positive dc voltage below 0.8 V to the middle pin.

For the single interleaved output configuration, the EN1 and EN2 signals are connected together at the Circuit Breaker CB1, which is a solder link. Use either HEADER3 EN1 or EN2 to enable and disable Channel 1 and Channel 2 simultaneously.

#### Input and Output Voltages

To measure the input voltage,  $V_{IN}$ , connect the negative probe of the voltmeter to Terminal T2 (GND) on the evaluation board and connect the positive probe to Terminal T1 (VIN+).

To measure the output voltage of Channel 1,  $V_{OUT1}$ , connect the negative probe of the voltmeter to Terminal T4 (GND1) and connect the positive probe to Terminal T3. To measure the output voltage of Channel 2,  $V_{OUT2}$ , connect the negative probe to Terminal T5 (GND2) and connect the positive probe to Terminal T6.

To measure the output voltage,  $V_{OUT}$ , for the single interleaved output configuration, connect the negative probe of the voltmeter to Terminal T7 (GND) and connect the positive probe to either Terminal T3 or Terminal T6.

#### External Synchronization

To synchronize the dc-to-dc converter to an external clock signal,

1. Short the middle pin of HEADER3 SCFG to GND by placing a shunt in the in position. This configures the (SYNC/CLKOUT) pin of the ADP2114 as an input.
2. Apply an external clock signal to Test Point TP1 SYNC/CLKOUT. The clock signal must have a logic high level from 2.0 V up to the voltage of the input power,  $V_{IN}$ , and a logic low level below 0.8 V. Set the external clock pulse width to more than 100 ns and the frequency,  $f_{SYNC}$ , equal to double the target PWM switching frequency,  $f_{SW}$ :

$$f_{SYNC} = 2 \times f_{SW} \quad (1)$$

For reliable synchronization, the external clock frequency,  $f_{SYNC}$ , must be in the range from 800 kHz to 2 MHz for the ADP2114-EVALZ board, which has the switching frequency set to 600 kHz. When using the ADP2114-2PH-EVALZ board, which has the switching frequency set point at 1.2 MHz, the external clock frequency  $f_{SYNC}$  must be within the range from 1.6 MHz to 4 MHz.

#### Internal Clock Out

Shorting the middle pin of HEADER3 SCFG to VIN+, performed by placing the shunt in the out position, makes the ADP2114 internal clock available at Test Point TP1 (SYNC/CLKOUT).

The frequency of the internal clock,  $f_{CLKOUT}$ , is twice that of the switching frequency,  $f_{SW}$ , of the converter and 90° phase-shifted.

#### PGOOD1 and PGOOD2 Signals

When Channel 1 is enabled and the output voltage,  $V_{OUT1}$ , is in regulation range, the logic signal at the Test Point PGOOD1 is high. When Channel 2 is enabled and the output voltage,  $V_{OUT2}$ , is in regulation range, the logic signal at Test Point PGOOD2 is also high. For the single dual-phase interleaved output configuration, the PGOOD1 and PGOOD2 signals are tied together at the Circuit Breaker CB2, which is a solder link. Use either

# EVAL-ADP2114

Test Point PGOOD1 or Test Point PGOOD2 to monitor whether the converter output voltage,  $V_{OUT}$ , is within regulation.

## EVALUATING PERFORMANCE OF THE DC-TO-DC CONVERTER

### Switching Waveforms

To observe the switching waveform with an oscilloscope, place the probe tip at the end of Inductor L1 (or L2 for Channel 2) that is connected to the SWx pin of the ADP2114. The probe ground is connected to GND.

### Output Voltage Ripple

To observe the output voltage ripple, place the oscilloscope probe tip at Terminal T3 (or T6 for Channel 2), the converter output, and connect the probe ground lead to Terminal T7 (GND). The oscilloscope input should be set to ac-coupled.

### Measuring Efficiency

The efficiency,  $\eta$ , is calculated by comparing the measured input power with the measured output power of the converter:

$$\eta = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I_{IN}} \quad (2)$$

### Measuring Line Regulation

Vary the input voltage and measure the change of the output voltage.

### Measuring Load Regulation

Measure the load regulation by increasing the load current at the output and measuring the change in output voltage.

### Line Transient Response

Generate a step input voltage ( $V_{IN}$ ) change and observe the behavior of the output voltage,  $V_{OUT1}$  ( $V_{OUT2}$  for Channel 2), with an oscilloscope.

### Load Transient Response

Generate a load current transient at the output,  $V_{OUT1}$  ( $V_{OUT2}$  for Channel 2), and observe the output voltage response with an oscilloscope. Use a current probe attached to the wire between the output and the load to visualize the current transient.

## MODIFYING THE BOARD

To modify the converter configuration, unsolder and/or replace/remove the appropriate passive components or links on the board.

### Changing the Operation Mode Settings

The operating mode of the ADP2114 dc-to-dc converter can be changed by replacing the configuration resistor, R14, with a different value, as shown in Table 1. This configuration sets the current limit for each channel and enables or disables the transition to pulse skip mode at light loads.

Table 1. Setting the Operating Mode

R14 ( $\Omega$ ) $\pm$ 5%	Maximum DC Load Current (A)		Peak Current Limit (A)		Pulse Skip
	$V_{OUT1}$	$V_{OUT2}$	$V_{OUT1}$	$V_{OUT2}$	
0	2	2	3.3	3.3	Enabled
4.7 k	2	2	3.3	3.3	Forced PWM
8.2 k	3	1	4.5	1.9	Enabled
15 k	3	1	4.5	1.9	Forced PWM

## Changing the Output Voltages

The output voltages set points of the converter can be changed by replacing Resistor R15, Resistor R16, Resistor R17, and Resistor R18 with the resistor values shown in Table 3.

In addition, when the adjustable output voltage version is used for the ADP2114, the output voltage,  $V_{OUT1}$ , is set by the resistive voltage divider R5/R6 and the output voltage,  $V_{OUT2}$ , is set by the resistive voltage divider R11/R12.

To calculate the desired resistor values, first determine the value of the bottom divider string resistor, R6 (R12 for Channel 2), by ensuring that the divider string current,  $I_{STRING}$ , is greater than 20  $\mu$ A.

For Channel 1,

$$R6 = 0.6 \text{ V} / I_{STRING} \quad (3)$$

For Channel 2,

$$R12 = 0.6 \text{ V} / I_{STRING} \quad (4)$$

Then calculate the value of the top resistor, R5 (R11 for Channel 2).

For Channel 1,

$$R5 = R6 \times \left[ \frac{V_{OUT1} - 0.6 \text{ V}}{0.6 \text{ V}} \right] \quad (5)$$

For Channel 2,

$$R11 = R12 \times \left[ \frac{V_{OUT2} - 0.6 \text{ V}}{0.6 \text{ V}} \right] \quad (6)$$

Note that when the output voltage of Channel 1,  $V_{OUT1}$ , is changed, to ensure stable operation, the values of Inductor L1, the C13 and C14 output capacitors, and the R2 and C2 compensation components must be recalculated and changed (see the ADP2114 data sheet for details on external component selection). If the output voltage of Channel 2,  $V_{OUT2}$ , is changed, the values of the Inductor L2, the C15 and C16 output capacitors, and the R4 and C4 compensation components must be recalculated and changed.

## Changing the Switching Frequency

The switching frequency ( $f_{sw}$ ) set point can be changed by replacing Resistor R19 with a different value, as shown in Table 2.

**Table 2. Setting the Switching Frequency,  $f_{sw}$**

R19 ( $\Omega$ ) $\pm$ 5%	Switching Frequency, $f_{sw}$ (kHz)
0	300
8.2 k	600
27 k	1200

Note that when the switching frequency ( $f_{sw}$ ) is changed, to ensure stable operation, the values of the Inductor L1 and Inductor L2, the C13, C14, C15, and C16 output capacitors, and the R2, C2, R4, and C4 compensation components must be recalculated and changed (see the ADP2114 data sheet for details on external component selection).

## Changing the Soft Start Time

The soft start time of the ADP2114 on the evaluation board is programmed to 1 ms.

To change the soft start time,  $t_{ss}$ , replace Capacitor C7 (C9 for Channel 2) with a different capacitor value using the following:

For Channel 1,

$$C7 [\text{nF}] = 10 \times t_{ss} [\text{ms}] \quad (7)$$

For Channel2,

$$C9 [\text{nF}] = 10 \times t_{ss} [\text{ms}] \quad (8)$$

## Combining the Two Channels into a Single Output

For a single, interleaved dual-phase output, make the following modifications:

- Short the outputs, +VOUT1 and +VOUT2, by soldering the bridge on CB3
- Tie the EN1 and EN2 signals by shorting CB1
- Tie the PGOOD1 and PGOOD2 signals by shorting CB2
- Tie the FB1 and FB2 signals by shorting CB4
- Tie the COMP1 and COMP2 signals by shorting CB5
- Set the same output voltages of both channels by choosing  $R15 = R17$  and  $R16 = R18$
- Choose and set the operating mode to 2 A/2 A, forced PWM configuration, by setting R14 to 4.7 k $\Omega$ .

The evaluation board version ADP2114-2PH-EVALZ is already configured for interleaved dual-phase single output, 1.2 V at 4 A, 1.2 MHz switching frequency, and forced PWM mode.

**Table 3. Programming the Output Voltages**

R15 ( $\Omega$ ) $\pm$ 5%	R16 ( $\Omega$ ) $\pm$ 5%	$V_{OUT1}$ (V)	R17 ( $\Omega$ ) $\pm$ 5%	R18 ( $\Omega$ ) $\pm$ 5%	$V_{OUT2}$ (V)
Open	0	0.8	Open	0	0.8
Open	4.7 k	1.2	Open	4.7 k	1.2
Open	8.2 k	1.5	Open	8.2 k	1.5
Open	15 k	1.8	Open	15 k	1.8
Open	27 k	2.5	Open	27 k	2.5
Open	47 k	3.3	Open	47 k	3.3
Open	82 k	Adjustable 0.6 to <1.6	Open	82 k	Adjustable 0.6 to <1.6
0	Open	Adjustable 1.6 to 3.3	0	Open	Adjustable 1.6 to 3.3

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Efficiency vs. Load,  $V_{IN} = 5V$ ,  $f_{SW} = 600\text{ kHz}$




Figure 5. Efficiency vs. Load: Single Output, Dual-Phase  
 $V_{OUT} = 1.2V$ ,  $f_{SW} = 1.2\text{ MHz}$




Figure 3. Line Regulation Channel 1,  $V_{OUT1} = 3.3V$




Figure 6. Line Regulation Channel 2,  $V_{OUT2} = 1.8V$




Figure 4. Load Regulation Channel 1,  $V_{OUT1} = 3.3V$ ; Pulse Skip Enabled




Figure 7. Load Regulation Channel 2,  $V_{OUT2} = 1.8V$ ; Pulse Skip Enabled




Figure 8. Line Regulation, Single Dual-Phase Output




Figure 11. Load Transient Response, 0.2 A to 2A, V<sub>OUT1</sub> = 3.3 V




Figure 9. Load Regulation, Single Dual-Phase Output




Figure 12. Load Transient Response, 0.2 A to 2A, V<sub>OUT2</sub> = 1.8 V




Figure 10. Switching Waveforms, Single Dual-Phase Output




Figure 13. Load Transient Response, 0.4 A to 4 A, Single Dual-Phase Output, V<sub>OUT</sub> = 1.2 V

# EVAL-ADP2114




Figure 14 Soft Start Channel 1,  $V_{OUT1} = 3.3V$

08366-014




Figure 17. Current Limit Operation Channel 1

08366-017




Figure 15. Soft Start Channel 2,  $V_{OUT2} = 1.8V$

08366-015




Figure 18. Current Limit Operation Channel 2

08366-018




Figure 16. Soft Start Single Output, 1.2V

08366-016





Figure 19. Current Limit Operation Single Output

08366-019




BODE PLOTS



	M1	M2	M2 - M1
FREQUENCY	54.86kHz	210.34kHz	155.48kHz
MAGNITUDE	0.042dB	-19.632dB	-19.673dB
PHASE	50.099°	-0.412°	-50.511°

08366-020

Figure 20. Channel 1:  $V_{IN} = 5\text{ V}$ ,  $V_{OUT1} = 3.3\text{ V}$ , Load = 2 A,  $f_{SW} = 600\text{ kHz}$ , Crossover Frequency ( $f_{CO}$ ) = 55 kHz; Phase Margin 50°




	M1	M2	M2 - M1
FREQUENCY	57.35kHz	183.72kHz	126.37kHz
MAGNITUDE	-0.001dB	-16.467dB	-16.466dB
PHASE	47.946°	-0.362°	-48.307°

08366-021

Figure 21. Channel 2:  $V_{IN} = 5\text{ V}$ ,  $V_{OUT2} = 1.8\text{ V}$ , Load = 2 A,  $f_{SW} = 600\text{ kHz}$ , Crossover Frequency ( $f_{CO}$ ) = 57 kHz; Phase Margin 48°

# EVAL-ADP2114

## EVALUATION BOARD SCHEMATICS AND ARTWORK



270-9900

Figure 22. ADP2114-EVALZ Schematic: Dual 3.3 V @ 2 A and 1.8 V @ 2 A Output, Switching Frequency 600 kHz, Pulse Skip Enabled Rev. 0 | Page 10 of 20




Figure 23. ADP2114-2PH-EVALZ Schematic: Single Dual-Phase Interleaved 1.2 V @ 4 A Output, Switching Frequency 1.2 MHz, Forced PWM

# EVAL-ADP2114

## PCB LAYOUT





Figure 24. Layer 1—Component Side



08386-025

Figure 25. Layer 2—Ground Plane




Figure 26. Layer 3—Power Plane

08386-026




Figure 27. Layer 4—Bottom Side

08986-027

# EVAL-ADP2114

## ORDERING INFORMATION

### BILL OF MATERIALS

Table 4. ADP2114-EVALZ Bill of Materials

Qty	Reference Designator	Description	Manufacturer	Part Number
4	CB1, CB2, CB4, CB5	Circuit breaker, 0603, open		
1	CB3	Circuit breaker, open		
1	C1	Capacitor, MLCC, 100 µF, 6.3 V, X5R, 1210	Murata	GRM32ER60J107ME20L
2	C2, C4	Capacitor, MLCC, 1200 pF, 50 V, C0G, 0603	TDK	C1608C0G1H122J
3	C3, C5, C17	Not populated		
1	C6	Capacitor, MLCC, 1.0 µF, 10 V, X7R, 0603	TDK	C1608X7R1C105K
2	C7, C9	Capacitor, MLCC, 10000 pF, 50 V, X7R, 0603	Panasonic	ECJ-1VB1H103K
2	C8, C10	Capacitor, MLCC, 100 pF, 50 V, C0G, 0603	TDK	C1608C0G1H101J
3	C11, C12, C15	Capacitor, MLCC, 22 µF, 6.3 V, X5R, 0805	TDK	C2012X5R0J226M
1	C13	Not populated		
2	C14, C16	Capacitor, MLCC, 47 µF, 6.3 V, X5R, 1210	Panasonic	ECJ-4YB0J476M
3	EN1, EN2, SCFG	HEADER3 0.100 inch	Sullins	PBC03SAAN
5	TP1, PGOOD1, PGOOD2, GND., GND	Test point	Sullins	PBC01SAAN
6	J1, J2, J3, J4, J5, J6	Jack, noninsulated, staking 0.218 inch	Keystone Electronics	575-4
1	L1	Inductor, fixed, 4.7 µH, SMD	TOKO	FDV0630-4R7M
1	L2	Inductor, fixed, 2.2 µH, SMD	TOKO	FDV0620-2R2M
1	R1	Resistor, 10 Ω, 1/10 W, 5%, SMD, 0603		
2	R2, R4	Resistor, 22 kΩ, 1/10W, 5%, SMD, 0603		
4	R3, R5, R11, R 14	Resistor, 0 Ω, 1/10 W, 5%, SMD, 0603		
5	R6, R12, R13, R15, R17	Not populated		
2	R7, R9	Resistor, 100 kΩ, 1/10 W, 5%, SMD, 0603		
2	R8, R10	Resistor, 1 kΩ, 1/10 W, 5%, SMD, 0603		
1	R16	Resistor, 47 kΩ, 1/10 W, 5%, SMD, 0603		
1	R18	Resistor, 15 kΩ, 1/10 W, 5%, SMD, 0603		
1	R19	Resistor, 8.2 kΩ, 1/10 W, 5%, SMD, 0603		
7	T1, T2, T3, T4, T5, T6, T7	Terminal, double turret, brass, 0.078"	Keystone Electronics	1502-1
1	U1	Configurable, dual 2 A/single 4 A, synchronous step-down, dc-to-dc regulator	Analog Devices	ADP2114ACPZ-R7
3		Connector, shunt dual beam 30AU PCB	Tyco Electronics	390088-1
4		Standoff, 0.500 inch, #4-40, nylon 6/6, hex	Keystone Electronics	1902C
4		Screw, nylon, slot pan head, 4-40 thread, ¼ inch length	Richco Plastic Co.	NSS-4-4-01



**Table 5. ADP2114-2PH-EVALZ Bill of Materials**

Qty	Reference Designator	Description	Manufacturer	Part Number
4	CB1, CB2, CB4, CB5	Circuit breaker 0603, short		
1	CB3	Circuit breaker, short		
1	C1	Capacitor, MLCC, 100 μF, 6.3 V, X5R, 1210	Murata	GRM32ER60J107ME20L
2	C2, C4	Capacitor, MLCC, 680 pF, 50 V, COG, 0603	TDK	C1608COG1H681J
3	C3, C5, C17	Not populated		
1	C6	Capacitor, MLCC, 1.0 μF, 10 V, X7R, 0603	TDK	C1608X7R1C105K
2	C7, C9	Capacitor, MLCC, 10 nF, 50 V, X7R, 0603	Panasonic	ECJ-1VB1H103K
2	C8, C10	Capacitor, MLCC, 100 pF, 50 V, COG, 0603	TDK	C1608COG1H101J
2	C11, C12	Capacitor, MLCC, 22 μF, 6.3 V, X5R, 0805	TDK	C2012X5R0J226M
2	C13, C15	Not populated		
2	C14, C16	Capacitor, MLCC, 47 μF, 6.3 V, X5R, 1206	TDK	C3216X5R0J476M
3	EN1, EN2, SCFG	HEADER3 0.100 inch	Sullins	PBC03SAAN
5	TP1, PGOOD1, PGOOD2, GND., GND	Test point	Sullins	PBC01SAAN
6	J1, J2, J3, J4, J5, J6	Jack noninsulated staking 0.218 inch	Keystone Electronics	575-4
2	L1, L2	Inductor, fixed, 1.0 μH, SMD	TOKO	FDV0620-1R0M
1	R1	Resistor, 10 Ω, 1/10 W, 5%, SMD, 0603		
2	R2, R4	Resistor, 20 kΩ, 1/10 W, 5%, SMD, 0603		
3	R3, R5, R11	Resistor, 0 Ω, 1/10 W, 5%, SMD, 0603		
5	R6, R12, R13, R15, R17	Not populated		
2	R7, R9	Resistor, 100 kΩ, 1/10 W, 5%, SMD, 0603		
2	R8, R10	Resistor, 1 kΩ, 1/10 W, 5%, SMD, 0603		
3	R14, R16, R18	Resistor, 4.7 kΩ, 1/10 W, 5%, SMD, 0603		
1	R19	Resistor, 27 kΩ, 1/10 W, 5%, SMD, 0603		
7	T1, T2, T3, T4, T5, T6, T7	Terminal, double turret brass 0.078 inch	Keystone Electronics	1502-1
1	U1	Configurable, dual 2 A/single 4 A, synchronous step-down dc-to-dc regulator	Analog Devices	ADP2114ACPZ-R7
2		Connector shunt dual beam 30AU PCB	Tyco Electronics	390088-1
4		Standoff, 0.500 inch, #4-40, nylon 6/6, hex	Keystone Electronics	1902C
4		Screw, nylon, slot pan head, 4-40 thread, ¼ inch length	Richco Plastic Co.	NSS-4-4-01

## ORDERING GUIDE

Model	Description
ADP2114-EVALZ <sup>1</sup>	Dual output, 3.3 V at 2 A and 1.8 V at 2 A, 600 kHz switching frequency, pulse skip enabled
ADP2114-2PH-EVALZ <sup>1</sup>	Single output, dual-phase interleaved, 1.2 V at 4 A, 1.2 MHz switching frequency, forced PWM

<sup>1</sup> Z = RoHS Compliant Part.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

**NOTES**

**NOTES**

**NOTES**