











SN74LVCH16652A

SCAS319J-NOVEMBER 1993-REVISED DECEMBER 2014

SN74LVCH16652A 16-Bit Bus Transceiver and Register with 3-State Outputs

Features

- Member of the Texas Instruments Widebus™
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 6.3 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With $3.3-V V_{CC}$
- Ioff Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pull-up or Pull-down Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 1500-V Charged-Device Model

Applications

- Servers
- PCs, Notebooks
- Network switches
- Telecom Infrastructure
- I/O Expanders

Description


This 16-bit bus transceiver and register is designed for 1.65-V to 3.6-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	SSOP (56)	18.40 mm x 7.50 mm				
SN74LVCH16652A	TSSOP (56)	14.00 mm x 6.10 mm				
	TVSOP (56)	11.30 mm x 4.40 mm				

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic








Table of Contents

1	Features 1	8	Parameter Measurement Information	10
2	Applications 1	9	Detailed Description	11
3	Description 1		9.1 Overview	11
4	Simplified Schematic1		9.2 Functional Block Diagram	12
5	Revision History2		9.3 Feature Description	13
6	Pin Configuration and Functions		9.4 Device Functional Modes	13
7	Specifications5	10	Application and Implementation	14
•	7.1 Absolute Maximum Ratings		10.1 Application Information	14
	7.2 ESD Ratings		10.2 Typical Application	14
	7.3 Recommended Operating Conditions	11	Power Supply Recommendations	15
	7.4 Thermal Information	12	Layout	16
	7.5 Electrical Characteristics		12.1 Layout Guidelines	
	7.6 Timing Requirements, 40°C to 85°C		12.2 Layout Example	16
	7.7 Timing Requirements, 40°C to 125°C	13	Device and Documentation Support	16
	7.8 Switching Characteristics, 40°C to 85°C8		13.1 Trademarks	
	7.9 Switching Characteristics, 40°C to 125°C		13.2 Electrostatic Discharge Caution	16
	7.10 Operating Characteristics9		13.3 Glossary	
	7.11 Typical Characteristics	14	Mechanical, Packaging, and Orderable Information	

5 Revision History

Changes from Revision I (March 2005) to Revision J

Page


Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.

Submit Documentation Feedback



6 Pin Configuration and Functions

DGG, DGV, OR DL PACKAGE (TOP VIEW)



Pin Functions

P	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	1OEAB	I	10EAB Input. Active-high enable for A-to-B directional data.
2	1CLKAB	I	1CLKAB Input. Clock input for D flip-flop from A to B.
3	1SAB	I	1SAB Input. Data select from A to B: A high level selects stored data and a low-level selects real-time data.
4	GND	_	GND
5	1A1	I/O	1A1 Input/Output
6	1A2	I/O	1A2 Input/Output
7	V _{CC}	_	Power Pin
8	1A3	I/O	1A3 Input/Output
9	1A4	I/O	1A4 Input/Output
10	1A5	I/O	1A5 Input/Output
11	GND	_	Ground Pin
12	1A6	I/O	1A6 Input/Output
13	1A7	I/O	1A7 Input/Output
14	1A8	I/O	1A8 Input/Output



Pin Functions (continued)

	PIN								
NO.	NAME	TYPE	DESCRIPTION						
15	2A1	I/O	2A1 Input/Output						
16	2A2	1/0	2A2 Input/Output						
17	2A3	1/0	2A3 Input/Output						
18	GND	1/0	Ground Pin						
19	2A4	I/O	2A4 Input/Output						
20	2A4 2A5	1/0	2A5 Input/Output						
-									
21	2A6	I/O	2A6 Input/Output Power Pin						
22	V _{CC}								
23	2A7	1/0	2A7 Input/Output						
24	2A8	I/O	2A8 Input/Output						
25	GND	_	Ground Pin						
26	2SAB	I	2SAB Input. Data select from A to B: A high level selects stored data and a low-level selects real-time data.						
27	2CLKAB	I	2CLKAB Input. Clock input for D flip-flop from A to B.						
28	20EAB	I	20EAB Input. Active-high enable for A-to-B directional data.						
29	2 <mark>OEBA</mark>	I	2OEBA Input. Active-low enable for B-to-A directional data.						
30	2CLKBA	I	2CLKBA Input. Clock input for D flip-flop from B to A.						
31	2SBA	I	2SBA Input. Data select from B to A: A high level selects stored data and a low-level selects real-time data.						
32	GND	_	Ground Pin						
33	2B8	I/O	2B8 Input/Output						
34	2B7	I/O	2B7 Input/Output						
35	V _{CC}	_	Power Pin						
36	2B6	I/O	2B6 Input/Output						
37	2B5	I/O	2B5 Input/Output						
38	2B4	I/O	2B4 Input/Output						
39	GND	-	Ground Pin						
40	2B3	I/O	2B3 Input/Output						
41	2B2	I/O	2B2 Input/Output						
42	2B1	_	2B1 Input/Output						
43	1B8	I/O	1B8 Input/Output						
44	1B7	I/O	1B7 Input/Output						
45	1B6	I/O	1B6 Input/Output						
46	GND	_	Ground Pin						
47	1B5	I/O	1B5 Input/Output						
48	1B4	I/O	1B4 Input/Output						
49	1B3	I/O	1B3 Input/Output						
50	V _{CC}	_	Power Pin						
51	1B2	I/O	1B2 Input/Output						
52	1B1	I/O	1B1 Input/Output						
53	GND	_	Ground Pin						
54	1SBA	i	1SBA Input. Data select from B to A: A high-level selects stored data and a low-level selects real-time data.						
55	1CLKBA	I	1CLKBA Input. Clock input for D flip-flop from B to A.						
56	1 OEBA	I	10EBA Input. Active-low enable for B-to-A directional data.						

Submit Documentation Feedback

Copyright © 1993–2014, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MII	MAX	UNIT
V_{CC}	Supply voltage range		-0.	6.5	V
V_{I}	Input voltage range ⁽²⁾			5 6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)			6.5	V
V_{O}	Voltage range applied to any output in the high or low state (2) (3)			$V_{CC} + 0.5$	V
I _{IK}	Input clamp current	V ₁ < 0		– 50	mA
I _{OK}	Output clamp current	V _O < 0		– 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature range			5 150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins $^{(2)}$	1500	V

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V	Cumply voltage	Operating	1.65	3.6	V
V_{CC}	Supply voltage	Data retention only	1.5		V
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8	
V _I	Input voltage		0	5.5	V
V _O	Output voltage	High or low state	0	V _{CC}	V
		3-state	0	5.5	V
		V _{CC} = 1.65 V		-4	
	High level output ourrent	$V_{CC} = 2.3 \text{ V}$		-8	~ ^
I _{OH}	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
	Low lovel output ourrent	V _{CC} = 2.3 V		8	~ ^
l _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

			SN74LVCH16652A				
	THERMAL METRIC ⁽¹⁾		DGV	DL	UNIT		
			56 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	60.6	72.8	53.1			
R ₀ JC(top)	Junction-to-case (top) thermal resistance	17.9	27.5	18.3			
$R_{\theta JB}$	Junction-to-board thermal resistance	29.4	38.3	25.8	°C/W		
ΨЈТ	Junction-to-top characterization parameter	0.8	1.7	1.4			
ΨЈВ	Junction-to-board characterization parameter	29.1	37.8	25.6			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 1993–2014, Texas Instruments Incorporated



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	T _A =	= 25°C		-40°C to 8	85°C	-40°C to 1	LINIT	
PAH	RAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	MIN	MAX	MIN	MAX	UNIT
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2			V _{CC} - 0.2		V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			1.2		1.2		
V_{OH}		I _{OH} = -8 mA	2.3 V	1.7			1.7		1.7		V
		10 4	2.7 V	2.2			2.2		2.2		
		$I_{OH} = -12 \text{ mA}$	3 V	2.4			2.4		2.4		
		I _{OH} = -24 mA	3 V	2.2			2.2		2.2		
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2		0.2		0.2	
V		I _{OL} = 4 mA	1.65 V			0.45		0.45		0.45	V
V_{OL}		I _{OL} = 8 mA	2.3 V			0.7		0.7		0.7	v
		I _{OL} = 12 mA	2.7 V			0.4		0.4		0.4	
		I _{OL} = 24 mA	3 V			0.55		0.55		0.55	
I _I	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5		±5		±5	μΑ
		V _I = 0.58 V	1 CE V	See ⁽²⁾			See ⁽²⁾		See ⁽²⁾		
		V _I = 1.07 V	1.65 V	See ⁽²⁾			See ⁽²⁾		See ⁽²⁾		
		V _I = 0.7 V	0.01/	45			45		45		
I _{I(hold)}	A or B ports	V _I = 1.7 V	2.3 V	-45			-45		-45		μΑ
	ports	V _I = 0.8 V	0.14	75			75		75		
		V _I = 2 V	3 V	-75			-75		-75		
		V _I = 0 to 3.6 V ⁽³⁾	3.6 V			±500		±500		±500	
I _{off}		V _I or V _O = 5.5 V	0			±10		±10		±10	μΑ
I _{OZ} ⁽⁴⁾		V _O = 0 V or (V _{CC} to 5.5 V)	2.3 V to 3.6 V			±5		±5		±5	μA
		V _I = V _{CC} or GND				20		20		20	
I _{CC}		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(5)}$ $I_{\text{O}} = 0$	3.6 V			20		20		20	μA
ΔI_{CC}		One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND	2.7 V to 3.6 V			500		500		500	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		5						pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V		8						pF

(5) This applies in the disabled state only.

⁽¹⁾ All typical values are at $V_{CC}=3.3\ V,\ T_A=25^{\circ}C.$ (2) This information was not available at the time of publication.

This is the bus-hold maximum dynamic current required to switch the input from one state to another.

For the total leakage current in an I/O port, please consult the $I_{I(hold)}$ specification for the input voltage condition 0 V < V_I < V_{CC} , and the I_{OZ} specification for the input voltage conditions V_I = 0 V or V_I = V_{CC} to 5.5 V. The bus-hold current, at input voltage greater than V_{CC} , is negligible.



7.6 Timing Requirements, 40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		V _{CC} = ± 0.1	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		120		150		150		150	MHz
t _w	Pulse duration, CLK high or low	See ⁽¹⁾		See ⁽¹⁾		3.3		3.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	5		3.8		3.4		3		ns
t _h	Hold time, A or B after CLKAB \uparrow or CLKBA \uparrow	0.7		0.5		0		0.2		ns

⁽¹⁾ This information was not available at the time of publication.

7.7 Timing Requirements, 40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		120		150		150		150	MHz
t _w	Pulse duration, CLK high or low	See ⁽¹⁾		See ⁽¹⁾		3.3		3.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	5.3		3.5		3.4		3		ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	0.8		0.5		0		0.2		ns

⁽¹⁾ This information was not available at the time of publication.

7.8 Switching Characteristics, 40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 1 ± 0.15		V _{CC} = ± 0.	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.	3.3 V 3 V	UNIT
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}				120		150		150		150	MHz
	A or B	B or A	9.1	11.8	6.9	8.6		6.4	1.4	6.3	
t _{pd}	CLKAB or CLKBA	A or B		10.4		7.3		7.3	2.4	6.4	ns
	SAB or SBA	B or A		12.5		9.6		8.8	1.9	7.4	
t _{en}	OE or OE	A or B		23.4		9.3		6.6	1.6	6.3	ns
t _{dis}	OE or OE	A or B		15.9		8.2		6.6	1.2	6.2	ns

7.9 Switching Characteristics, 40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 1 ± 0.15		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = ± 0.	UNIT	
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}				120		150		150		150	MHz
	A or B	B or A		10		7.6		6.4	1.4	6.3	
t _{pd}	CLKAB or CLKBA	A or B		11.6		9.1		7.3	2.4	6.4	ns
	SAB or SBA	B or A		13.1		9.9		8.8	1.9	7.4	
t _{en}	OE or OE	A or B		2.1		8.5		6.6	1.6	6.3	ns
t _{dis}	OE or OE	A or B		18.6		8.2		6.6	1.2	6.2	ns




7.10 Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
Power dissipation capacitance		Outputs enabled	f 10 MH-	See (1)	See (1)	55	nE	
C _{pd}	per transceiver	Outputs disabled	f = 10 MHz	See ⁽¹⁾	See ⁽¹⁾	12	pF	

⁽¹⁾ This information was not available at the time of publication.

7.11 Typical Characteristics






Submit Documentation Feedback




8 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

V	INPUTS		V	V	•		V
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	V_{Δ}
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50~\Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 1993–2014, Texas Instruments Incorporated



9 Detailed Description

9.1 Overview

This 16-bit bus transceiver and register is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH16652A device consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and OEBA) inputs control the transceiver functions. Select-control (SAB and SBA) inputs select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 5 illustrates the four fundamental bus-management functions that can be performed with SN74LVCH16652A.

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last level configuration.


To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pull-up resistor and OEAB should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pull-up or pull-down resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by $\overline{\sf OE}$ or DIR.



9.2 Functional Block Diagram



20EBA 29
20EAB 28
2CLKBA
2SBA 31
2CLKAB
2SAB 26

One of Eight Channels

To Seven Other Channels

Figure 4. Logic Diagram (Positive Logic)

Submit Documentation Feedback

Copyright © 1993–2014, Texas Instruments Incorporated



9.3 Feature Description

- Wide operating voltage range
 - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- Ioff feature
 - $-\,\,$ Allows voltages on the inputs and outputs when V_{CC} is 0 V
- Bus hold on data Inputs eliminates the need for external pull-up/pull-down resistors

9.4 Device Functional Modes

Table 1. Function Table

		INP	UTS			DATA	I/O ⁽¹⁾	OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Χ	Χ	Input	Input	Isolation
L	Н	↑	↑	Χ	Χ	Input	Input	Store A and B data
X	Н	1	H or L	Χ	Χ	Input	Unspecified (2)	Store A, hold B
Н	Н	↑	↑	X ⁽²⁾	X	Input	Output	Store A in both registers
L	Χ	H or L	1	Χ	Χ	Unspecified (2)	Input	Hold A, store B
L	L	↑	↑	Χ	X ⁽²⁾	Output	Input	Store B in both registers
L	L	Χ	Χ	Χ	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
Н	Н	Χ	Χ	L	Χ	Input	Output	Real-time A data to B bus
Н	Н	H or L	Χ	Н	X	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs. Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.



10 Application and Implementation

10.1 Application Information

SN74LVCH16652A is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. It can produce 24 mA of drive current at 3.3 V, making it Ideal for driving multiple outputs and good for high-speed applications up to 100 MHz. To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pull-up resistor and OEAB should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pull-up or pull-down resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by any control pin.

10.2 Typical Application




Figure 5. Bus-Management Functions

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see Δt/ΔV in the Recommended Operating Conditions table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid $V_{\rm CC}$.
- 2. Recommend Output Conditions
 - Load currents should not exceed 50 mA per output and 100 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

Submit Documentation Feedback



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μF is recommended. If there are multiple V_{CC} pins, 0.01 μF or 0.022 μF is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF and 1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example




Figure 7. Layout Diagram

13 Device and Documentation Support

13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVCH16652ADGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16652A	Samples
SN74LVCH16652ADGVR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LDH652A	Samples
SN74LVCH16652ADL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16652A	Samples
SN74LVCH16652ADLG4	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16652A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16652ADGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74LVCH16652ADGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

www.ti.com 5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16652ADGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74LVCH16652ADGVR	TVSOP	DGV	56	2000	367.0	367.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVCH16652ADL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74LVCH16652ADLG4	DL	SSOP	56	20	473.7	14.24	5110	7.87

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated