D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)

SCLS511 - JUNE 2003

- 2-V to 5.5-V V_{CC} Operation
- Supports Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

This quadruple silicon-gate CMOS analog switch is designed for 2-V to 5.5-V V_{CC} operation.

This switch is designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

C	2E 2/	3 [2 3 [3 4 [4 2 [5 2 [6	0	14 13 12 11 10 9 8] V _C] 1C] 4C] 4A] 4B] 3B] 3A	С	
		RGY P (TOP	-	-	E		
		1A		Vcc			
		1		14			
1B	2			- ٦	13	1C 4C 4A	
2B	2 3 4 5 6	!		ļ	12	4C	
2A	4	!		ļ	11		
2C 3C	5	!			10	4B	
3C	6				9	3B	
		7		8			
		7 GND		ЗA			

NC - No internal connection

T _A	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING							
	PDIP – N	Tube	SN74AHC4066N	SN74AHC4066N							
	QFN – RGY	Tape and reel	SN74AHC4066RGYR	HA4066							
		Tube	SN74AHC4066D	4110 (200							
	SOIC – D	Tape and reel	SN74AHC4066DR	AHC4066							
	000 10	Tube	SN74AHC4066NS	4110 4000							
–40°C to 85°C	SOP – NS	Tape and reel	SN74AHC4066NSR	AHC4066							
	0000 00	Tube	SN74AHC4066DB	114.4000							
	SSOP – DB	Tape and reel	SN74AHC4066DBR	HA4066							
	TOCOD DW	Tube	SN74AHC4066PW	114.4000							
	TSSOP – PW	Tape and reel	SN74AHC4066PWR	HA4066							
	TVSOP – DGV	Tape and reel	SN74AHC4066DGVR	HA4066							

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCLS511 - JUNE 2003

FUNCTION TABLE (each switch)								
INPUT CONTROL (C)	SWITCH							
L	OFF							
Н	ON							

logic diagram (positive logic)



One of Four Switches

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	
Switch I/O voltage range, V_{IO} (see Note 1)	
Control-input clamp current, I _{IK} (V _I < 0) -2	
I/O diode current, I_{IOK} (V_{IO} < 0 or V_{IO} > V_{CC}) ±5	0 mA
On-state switch current, $I_T (V_{IO} = 0 \text{ to } V_{CC})$ ± 2	5 mA
Continuous current through V _{CC} or GND ±5	0 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	°C/W
(see Note 3): DB package	°C/W
(see Note 3): DGV package	°℃/W
(see Note 3): N package	°C/W
(see Note 3): NS package	°C/W
(see Note 3): PW package	°C/W
(see Note 4): RGY package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 5.5 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS511 - JUNE 2003

recommended operating conditions (see Note 5)

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		2†	5.5	V		
		$V_{CC} = 2 V$	1.5				
		V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		V		
V_{IH}	High-level input voltage, control inputs	V_{CC} = 3 V to 3.6 V	$V_{CC} imes 0.7$		V		
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} imes 0.7$				
		$V_{CC} = 2 V$		0.5			
	Low lovel input veltage, control inpute	V_{CC} = 2.3 V to 2.7 V		$V_{CC}\!\times\!0.3$	v		
V _{IL}	Low-level input voltage, control inputs	V_{CC} = 3 V to 3.6 V		$V_{CC} imes 0.3$	v		
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		$V_{CC} imes 0.3$			
VI	Control input voltage		0	5.5	V		
V _{IO}	Input/output voltage		0	V _{CC}	V		
		V_{CC} = 2.3 V to 2.7 V		200			
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V		
	V _{CC} = 4.5 V to 5.5 V			20			
T _A	Operating free-air temperature		-40	85	°C		

[†] With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. Only digital signals should be transmitted at these low supply voltages.

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCLS511 - JUNE 2003

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					•	•	•

		TEAT ADVIDITIONA		T,	λ = 25°C	;			
	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
	_	$I_{\rm T} = -1$ mA,	2.3 V		38	180		225	
r _{on}	On-state switch resistance	$V_{I} = V_{CC}$ or GND, $V_{C} = V_{IH}$	3 V		29	150		190	Ω
	Switch redictance	(see Figure 1)	4.5 V		21	75		100	
		$I_{T} = -1 \text{ mA},$	2.3 V		143	500		600	
r _{on(p)}	Peak on-state resistance	$V_{I} = V_{CC}$ to GND,	3 V		57	180		225	Ω
		$V_{C} = V_{IH}$	4.5 V		31	100		125	
	Difference in	$I_{T} = -1 \text{ mA},$	2.3 V		6	30		40	
Δr_{on}	on-state resistance	$V_{I} = V_{CC}$ to GND,	3 V		3	20		30	Ω
	between switches	V _C = V _{IH}	4.5 V		2	15		20	
l _l	Control input current	$V_{I} = 5.5 V \text{ or GND}$	0 to 5.5 V			±0.1		±1	μA
I _{S(off)}	Off-state switch leakage current		5.5 V			±0.1		±1	μΑ
I _{S(on)}	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ (see Figure 3)	5.5 V			±0.1		±1	μA
I _{CC}	Supply current	V _I = V _{CC} or GND	5.5 V					20	μA
C _{ic}	Control input capacitance				1.5				pF
C _{io}	Switch input/output capacitance				5.5				pF
C _F	Feed-through capacitance				0.5				pF



SCLS511 - JUNE 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

	DAMETED	FROM	то	TEST	Тд	∖ = 25°C	;			
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		1.2	10		16	ns
t _{PZH} t _{PZL}	Switch turn-on time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		3.3	15		20	ns
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		6	15		23	ns
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		2.6	12		18	ns
t _{PZH} t _{PZL}	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		4.2	25		32	ns
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	$\begin{array}{l} C_L = 50 \text{ pF,} \\ R_L = 1 k\Omega \\ (\text{see Figure 5}) \end{array}$		9.6	25		32	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

	DAMETED	FROM	то	TEST	Τ ₄	(= 25°C	;			
PA	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		0.8	6		10	ns
t _{PZH} t _{PZL}	Switch turn-on time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		2.3	11		15	ns
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	$\begin{array}{l} C_L = 15 \text{ pF}, \\ R_L = 1 k\Omega \\ (\text{see Figure 5}) \end{array}$		4.5	11		15	ns
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		1.5	9		12	ns
t _{PZH} t _{PZL}	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		3	18		22	ns
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	$\begin{array}{l} C_L = 50 \text{ pF}, \\ R_L = 1 k\Omega \\ (\text{see Figure 5}) \end{array}$		7.2	18		22	ns



SCLS511 - JUNE 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

_		FROM	то	TEST	Тд	= 25°C	;			
PA	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		0.3	4		7	ns
t _{PZH} t _{PZL}	Switch turn-on time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		1.6	7		10	ns
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		3.2	7		10	ns
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		0.6	6		8	ns
t _{PZH} t _{PZL}	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		2.1	12		16	ns
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	$\begin{array}{l} C_L = 50 \text{ pF}, \\ R_L = 1 k\Omega \\ (\text{see Figure 5}) \end{array}$		5.1	12		16	ns

analog switch characteristics over operating free-air temperature range (unless otherwise noted)


	FROM					T,	λ = 25°C	;		
PARAMETER	(INPUT)	(OUTPUT)	CONDITION	v _{cc}	MIN	ТҮР	MAX	UNIT		
_			$C_1 = 50 \text{ pF}, R_1 = 600 \Omega,$		2.3 V		30			
Frequency response (switch on)	A or B	B or A	f _{in} = 1 MHz (sine wave)		3 V		35		MHz	
(onnon on)			$20\log_{10}(V_{O}/V_{I}) = -3 \text{ dB}$ (s	ee Figure 6)	4.5 V		50			
Overstelle					2.3 V		-45			
Crosstalk (between any switches)	A or B		$C_L = 50 \text{ pF, } R_L = 600 \Omega$, $f_{in} = 1 \text{ MHz}$ (sine wave) (see Figure 7)		3 V		-45		dB	
(bothoon any omtoneo)			4.5 V		-45					
Crosstalk					2.3 V		15			
(control input to	С	A or B	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz} (\text{square wave})$) (see Figure 8)	3 V		20		mV	
signal output)				(see rigure o)	4.5 V		50			
					2.3 V		-40			
Feed-through attenuation (switch off)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega, f_i$ (see Figure 9)	_n = 1 MHz	3 V		-40		dB	
(ownon on)			(see ligule 9)		4.5 V		-40			
				$C_{l} = 50 \text{ pF}, R_{l} = 10 \text{ k}\Omega,$	$V_I = 2 V_{p-p}$	2.3 V		0.1		
Sine-wave distortion A or B B or A fin = 1 kHz (sine wave)	$V_{I} = 2.5 V_{p-p}$	3 V		0.1		%				
			(see Figure 10) $V_1 = 4 V_{p-p}$		4.5 V		0.1			

operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CO	TYP	UNIT	
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	4.5	pF





SCLS511 - JUNE 2003
















SCLS511 - JUNE 2003



PARAMETER MEASUREMENT INFORMATION

Figure 4. Propagation Delay Time, Signal Input to Signal Output



SCLS511 - JUNE 2003




Figure 5. Switching Time (t_{PZL}, t_{PLZ}, t_{PLZ}, t_{PHZ}), Control to Signal Output



SCLS511 - JUNE 2003




Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches






Figure 8. Crosstalk (Control Input – Switch Output)



SCLS511 - JUNE 2003








Figure 10. Sine-Wave Distortion





PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74AHC4066D	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	
SN74AHC4066DBR	LIFEBUY	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	
SN74AHC4066DGVR	LIFEBUY	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	
SN74AHC4066DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples
SN74AHC4066N	LIFEBUY	PDIP	Ν	14	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHC4066N	
SN74AHC4066NSR	LIFEBUY	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	
SN74AHC4066PW	LIFEBUY	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	
SN74AHC4066PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066RGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HA4066	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC4066DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC4066DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC4066DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC4066NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC4066PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC4066RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal	


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC4066DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74AHC4066DGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74AHC4066DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74AHC4066NSR	SO	NS	14	2000	356.0	356.0	35.0
SN74AHC4066PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC4066RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE




- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74AHC4066D	D	SOIC	14	50	506.6	8	3940	4.32
SN74AHC4066N	N	PDIP	14	25	506	13.97	11230	4.32
SN74AHC4066PW	PW	TSSOP	14	90	530	10.2	3600	3.5

D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated