

Data Sheet

September 2000 File Number 1174.5

Dual, 9MHz, Operational Transconductance Amplifier (OTA)

The CA3280 and CA3280A types consist of two variable operational amplifiers that are designed to substantially reduce the initial input offset voltage and the offset voltage variation with respect to changes in programming current. This design results in reduced "AGC thump," an objectionable characteristic of many AGC systems. Interdigitation, or crosscoupling, of critical portions of the circuit reduces the amplifier dependence upon thermal and processing variables.

The CA3280 has all the generic characteristics of an operational voltage amplifier except that the forward transfer characteristics is best described by transconductance rather than voltage gain, and the output is current, not voltage. The magnitude of the output current is equal to the product of transconductance and the input voltage. This type of operational transconductance amplifier was first introduced in 1969, and it has since gained wide acceptance as a gateable, gain controlled building block for instrumentation and audio applications, such as linearization of transducer outputs, standardization of widely changing signals for data processing, multiplexing, instrumentation amplifiers operating from the nanopower range to high current and high speed comparators.

For additional application information on this device and on OTAs in general, please refer to Application Notes: AN6818, AN6668, and AN6077.

Pinout



Features

- Low Initial Input Offset Voltage: 500µV (Max) (CA3280A)
- Low Offset Voltage Change vs $I_{ABC}:$ <500 μV (Typ) for All Types
- Low Offset Voltage Drift: 5µV/^oC (Max) (CA3280A)
- Excellent Matching of the Two Amplifiers for All Characteristics
- Internal Current-Driven Linearizing Diodes Reduce the External Input Current to an Offset Component
- Flexible Supply Voltage Range..... ±2V to ±15V

Applications

- Voltage Controlled Amplifiers
- Voltage Controlled Oscillators
- Multipliers
- Demodulators
- Sample and Hold
- Instrumentation Amplifiers
- Function Generators
- Triangle Wave-to-Sine Wave Converters
- Comparators
- Audio Preamplifier

Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	IP. E (^o C) PACKAGE	
CA3280AE	-55 to 125	16 Ld PDIP	E16.3
CA3280E	0 to 70	16 Ld PDIP	E16.3
CA3280AF3	-55 to 125	16 Ld CERDIP	F16.3

1

Functional Diagram



Absolute Maximum Ratings

Supply Voltage (Between V+ and V-)	+36V
Differential Input Voltage	5V
Input Voltage Range	. V+ to V-
Input Current at $I_D = 0$	100µA
Amplifier Bias Current (I _{ABC})	10mA
Output Short Circuit Duration (Note 2)	Indefinite
Linearizing Diode Bias Current, I _D	5mA
Peak Input Current with Linearizing Diode	±I _D

Operating Conditions

$\ldots \ldots \ldots \pm 2V$ to $\pm 15V$

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (^o C/W)	θ _{JC} (^o C/W)
CERDIP Package	80	20
PDIP Package	90	N/A
Maximum Junction Temperature (CERDIP F	Package)	175 ⁰ C
Maximum Junction Temperature (Plastic P	ackage)	150 ⁰ C
Maximum Storage Temperature Range	6	5 ⁰ C to 150 ⁰ C
Maximum Lead Temperature (Soldering 10	Os)	300 ⁰ C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- 1. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 2. Short circuit may be applied to ground or to either supply.

		TEST CONDITIONS			CA3280		CA3280A			
PARAMETER	SYMBOL			MIN	ТҮР	МАХ	MIN	ТҮР	МАХ	UNITS
Input Offset Voltage	V _{IO}	I _{ABC} = 1mA		-	-	3	-	-	0.5	mV
		I _{ABC} = 100μA		-	0.7	3	-	0.25	0.5	mV
		I _{ABC} = 10μA		-	-	3	-	-	0.5	mV
		$I_{ABC} = 1mA$ to $10\mu A$, $T_A = Full Temp. Range$		-	0.8	4	-	0.8	1.5	mV
Input Offset Voltage Drift	∆V _{IO}	$I_{ABC} = 1\mu A$ to 1r	mA	-	0.5	1	-	0.5	1	mV
		I _{ABC} = 100μA, T Temperature Ra	A = Full nge	-	5	-	-	3	5	μV/ ^o C
Amplifier Bias Voltage	V _{ABC}	I _{ABC} = 100μA		-	1.2	-	-	1.2	-	V
Peak Output Voltage	V _{OM} +	I _{ABC} = 500mA		12	13.7	-	12.5	13.7	-	V
	V _{OM} -			12	-14.3	-	-13.3	-14.3	-	V
	V _{OM} + Ι _{ABC} = 5μA			12	13.9	-	12.5	13.9	-	V
	V _{OM} -			12	-14.5	-	-13.5	-14.5	-	V
Common Mode Input Voltage Range	VICR	I _{ABC} = 100μA		-13	-	13	-13	-	13	V
Noise Voltage	e _N	I _{ABC} = 500μA	10Hz	-	20	-	-	20	-	nV/√Hz
			1kHz	-	8	-	-	8	-	nV/√Hz
			10kHz	-	7	-	-	7	-	nV/√Hz
Input Offset Current	I _{IO}	I _{ABC} = 500μA		-Z	0.3	0.7	-	0.3	0.7	μΑ
Input Bias Current	I _{IB}	I _{ABC} = 500μA		-	1.8	5	-	1.8	5	μΑ
		$I_{ABC} = 500\mu A$, $T_A = Full$ Temperature Range		-	3	8	-	3	8	μΑ

Electrical Specifications For Equipment Design, at $T_A = 25^{\circ}C$, $V_{SUPPLY} = \pm 15V$, Unless Otherwise Specified

Electrical Specifications	For Equipment Design, at $T_A = 25^{\circ}$ C, $V_{SUPPLY} = \pm 15$ V, Unless Otherwise Specified (Co	ontinued)
---------------------------	--	-----------

				CA3280		CA3280A				
PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
Peak Output Current	I _{OM} +	I _{ABC} = 500μA	Source	350	410	650	350	410	650	μΑ
	I _{OM} -		Sink	-350	-410	-650	-350	-410	-650	μΑ
	I _{OM} +	I _{ABC} = 5μA	Source	3	4.1	7	3	4.1	7	μΑ
	I _{OM} -		Sink	-3	-4.1	-7	-3	-4.1	-7	μΑ
Peak Output Current Sink and Source	I _{OM} -, I _{OM} +	I _{ABC} = 500μA, T Temperature Ra	$I_{ABC} = 500\mu A$, $T_A = Full$ Temperature Range		450	550	350	450	550	μΑ
Linearization Diodes		I _D = 100μA		-	10	-	-	10	-	μΑ
Offset Current		I _D = 10μΑ		-	0.5	1	-	0.5	1	μΑ
Dynamic Impedance		I _D = 100μA		-	700	-	-	700	-	Ω
Diode Network Supply Current		I _{ABC} = 100μA		250	400	800	250	400	800	μΑ
Amplifier Supply Current (Per Amplifier)	l+	I _{ABC} = 500μA		-	2	2.4	-	2	2.4	mA
Amplifier Output Leakage Current	r Output Leakage Current I _{OL} I _{ABC} = 0, V _O = 0V)V	-	0.015	0.1	-	0.015	0.1	nA
		$I_{ABC} = 0, V_O = 3$	30V	-	0.15	1	-	0.15	1	nA
Common Mode Rejection Ratio	CMRR	I _{ABC} = 100μA		80	100	-	94	100	-	dB
Power Supply Rejection Ratio	PSRR	I _{ABC} = 100μA		86	105	-	94	105	-	dB
Open Loop Voltage Gain	A _{OL}	$I_{ABC} = 100\mu A,$		94	100	-	94	100	-	dB
		$R_{L} = \infty, V_{O} = 20$	$\sum_{D=100\mu A} = 100 = 105 - 94 = 105 - 94 = 105 - 94 = 105 - 94 = 105 - 94 = 1000 = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 100 =$		-	kV/V				
Forward Transconductance	G _M	I _{ABC} = 50μA, La	rge Signal	-	0.8	1.2	-	0.8	1.2	mS
	Ям	I _{ABC} = 1mA, Sm	all Signal	-	16	22	-	16	22	mS
Input Resistance	RI	I _{ABC} = 10μA		0.5	-	-	0.5	-	-	MΩ
Channel Separation		f = 1kHz		-	94	-	-	94	-	dB
Open Loop Total Harmonic Distortion	THD	f = 1kHz, I_{ABC} = 1.5mA, R _L = 15kΩ, V _O = 20V _{P-P}		-	0.4	-	-	0.4	-	%
Bandwidth	fT	$I_{ABC} = 1mA, R_L$	= 100Ω	-	9	-	-	9	-	MHz
Slew Rate, Open Loop	SR	I _{ABC} = 1mA		-	125	-	-	125	-	V/µs
Capacitance	Cl	I _{ABC} = 100μA	Input	-	4.5	-	-	4.5	-	pF
	CO		Output	-	7.5	-	-	7.5	-	pF
Output Resistance	R _O	I _{ABC} = 100μA		-	63	-	-	63	-	MΩ

Test Circuits and Waveforms



FIGURE 1. LEAKAGE CURRENT TEST CIRCUIT





FIGURE 2. CHANNEL SEPARATION TEST CIRCUIT



FIGURE 3A. EFFECTS OF DIODE LINEARIZATION, WITH DIODE PROGRAMMING TERMINAL ACTIVE





 $I_{ABC} = 650\mu A$; $I_D = 0$; Vertical = 200 μA /Div.; Horizontal = 25mV/Div.



Application Information

Figures 4 and 5 show the equivalent circuits for the current source and linearization diodes in the CA3280. The current through the linearization network is approximately equal to the programming current. There are several advantages to driving these diodes with a current source. First, only the offset current from the biasing network flows through the input resistor. Second, another input is provided to extend the gain control dynamic range. And third, the input is truly differential and can accept signals within the common mode range of the CA3280.

Typical Applications

The structure of the variable operational amplifier eliminates the need for matched resistor networks in differential to single ended converters, as shown in Figure 6. A matched resistor network requires ratio matching of 0.01% or trimming for 80dB of common-mode rejection. The CA3280, with its excellent common mode rejection ratio, is capable of converting a small (± 25 mV) differential input signal to a single-ended output without the need for a matched resistor network.

Figure 7 shows the CA3280 in a typical gain control application. Gain control can be performed with the amplifier bias current



FIGURE 4. VOA SHOWING LINEARIZATION DIODES AND CURRENT DRIVE



FIGURE 6. DIFFERENTIAL TO SINGLE ENDED CONVERTER

 (I_{ABC}) . With no diode bias current, the gain is merely $g_M R_L$. For example, with an I_{ABC} of 1mA, the g_M is approximately 16mS. With the CA3280 operating into a 5k Ω resistor, the gain is 80.

The need for external buffers can be eliminated by the use of low value load resistors, but the resulting increase in the required amplifier bias current reduces the input impedance of the CA3280. The linearization diode impedance also decreases as the diode bias current increases, which further loads the input. The diodes, in addition to acting as a linearization network, also operate as an additional attenuation system to accommodate input signals in the volt range when they are applied through appropriate input resistors.

Figure 10 shows a triangle wave to sine wave converter using the CA3280. Two $100k\Omega$ resistors are connected between the differential amplifier emitters and V+ to reduce the current flow through the differential amplifier. This allows the amplifier to fully cut off during peak input signal excursions. THD is appropriately 0.37% for this circuit.



FIGURE 5. BLOCK DIAGRAM OF LINEARIZED VOA



FIGURE 7. TYPICAL GAIN CONTROL CIRCUIT



FIGURE 8. TWO CHANNEL LINEAR MULTIPLEXER



FIGURE 9. CA3280 USED IN CONJUNCTION WITH A CA3160 TO PROVIDE A FUNCTION GENERATOR WITH A TUNABLE RANGE OF 2Hz TO 1MHz



FIGURE 10. TRIANGLE WAVE-TO-SINE WAVE CONVERTER

Typical Performance Curves



FIGURE 11. AMPLIFIER GAIN vs FREQUENCY



FIGURE 13. INPUT OFFSET CURRENT vs AMPLIFIER BIAS CURRENT



FIGURE 15. PEAK OUTPUT VOLTAGE vs AMPLIFIER BIAS CURRENT



FIGURE 12. SUPPLY CURRENT vs DIODE CURRENT



FIGURE 14. INPUT OFFSET VOLTAGE vs AMPLIFIER BIAS CURRENT



FIGURE 16. INPUT CURRENT vs INPUT DIFFERENTIAL VOLTAGE

Typical Performance Curves (Continued)



FIGURE 17. LEAKAGE CURRENT vs TEMPERATURE



FIGURE 19. 1/f NOISE vs FREQUENCY









FIGURE 20. PEAK OUTPUT CURRENT vs AMPLIFIER BIAS CURRENT



CURRENT



FIGURE 18. AMPLIFIER BIAS VOLTAGE vs AMPLIFIER BIAS

9

Typical Performance Curves (Continued)



FIGURE 23. SUPPLY CURRENT vs AMPLIFIER BIAS CURRENT



FIGURE 24. INPUT BIAS CURRENT vs AMPLIFIER BIAS CURRENT



Metallization Mask Layout

Dimensions in parentheses are in millimeters and derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17mm) larger in both dimensions.

Dual-In-Line Plastic Packages (PDIP)



NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JE-DEC seating plane gauge GS-3.
- 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 0.045 inch (0.76 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D) 16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54 BSC		-
eA	0.300	BSC	7.62	BSC	6
е _В	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	1	16		16	

Rev. 0 12/93

Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A) 16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INC	HES	MILLIM			
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
A	-	0.200	-	5.08	-	
b	0.014	0.026	0.36	0.66	2	
b1	0.014	0.023	0.36	0.58	3	
b2	0.045	0.065	1.14	1.65	-	
b3	0.023	0.045	0.58	1.14	4	
С	0.008	0.018	0.20	0.46	2	
c1	0.008	0.015	0.20	0.38	3	
D	-	0.840	-	21.34	5	
E	0.220	0.310	5.59	7.87	5	
е	0.100	BSC	2.54	-		
eA	0.300	BSC	7.62 BSC		-	
eA/2	0.150	BSC	3.81 BSC		-	
L	0.125	0.200	3.18	5.08	-	
Q	0.015	0.060	0.38	1.52	6	
S1	0.005	-	0.13	-	7	
α	90 ⁰	105 ⁰	90 ⁰	105 ⁰	-	
aaa	-	0.015	-	0.38	-	
bbb	-	0.030	-	0.76	-	
ССС	-	0.010	-	0.25	-	
М	-	0.0015	-	0.038	2, 3	
N	1	6	1	6	8	

Rev. 0 4/94

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240

EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA Intersil Ltd. 8F-2, 96, Sec. 1, Chien-kuo North, Taipei, Taiwan 104 Republic of China TEL: 886-2-2515-8508 FAX: 886-2-2515-8369

12